Difference between revisions of "Template:AMD R1000 series"
Jump to navigation
Jump to search
(Normalize) |
m (28 revisions imported) |
||
| (2 intermediate revisions by 2 users not shown) | |||
| Line 10: | Line 10: | ||
!rowspan=2 | [[Multi-core processor|Cores]]<br>([[thread (computing)|threads]]) | !rowspan=2 | [[Multi-core processor|Cores]]<br>([[thread (computing)|threads]]) | ||
!colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]]) | !colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]]) | ||
| − | !colspan=3 | [[Cache memory|Cache]]{{efn-lr|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.<ref name="AMD_programming_guide">{{cite web|title=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|url=https:// | + | !colspan=3 | [[Cache memory|Cache]]{{efn-lr|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.<ref name="AMD_programming_guide">{{cite web|title=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|url=https://developer.amd.com/wordpress/media/2017/11/54945_PPR_Family_17h_Models_00h-0Fh.pdf|website=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|publisher=AMD|accessdate=14 July 2017}}</ref>}} |
!rowspan=2 | Model | !rowspan=2 | Model | ||
!rowspan=2 | Config{{efn-lr|name="cconfig"}} | !rowspan=2 | Config{{efn-lr|name="cconfig"}} | ||
| Line 66: | Line 66: | ||
{{efn-lr|name=cconfig|[[Unified shader model|Unified Shaders]] : [[Texture mapping unit|Texture Mapping Units]] : [[Render output unit|Render Output Units]] and [[Graphics_Core_Next#Compute_units|Compute Units (CU)]]}} | {{efn-lr|name=cconfig|[[Unified shader model|Unified Shaders]] : [[Texture mapping unit|Texture Mapping Units]] : [[Render output unit|Render Output Units]] and [[Graphics_Core_Next#Compute_units|Compute Units (CU)]]}} | ||
{{efn-lr|name=SFLOPS|[[Single-precision floating-point format|Single-precision]] performance is calculated from the base (or boost) core clock speed based on a [[Multiply–accumulate operation#Fused multiply–add|FMA]] operation.}} | {{efn-lr|name=SFLOPS|[[Single-precision floating-point format|Single-precision]] performance is calculated from the base (or boost) core clock speed based on a [[Multiply–accumulate operation#Fused multiply–add|FMA]] operation.}} | ||
| − | }} | + | }}<noinclude> |
| − | <noinclude> | ||
{{Template reference list}} | {{Template reference list}} | ||
[[Category:Advanced Micro Devices products]]</noinclude> | [[Category:Advanced Micro Devices products]]</noinclude> | ||
Latest revision as of 11:45, 16 October 2020
| Model | Release date |
Process | CPU | GPU | Memory support |
TDP | |||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cores (threads) |
Clock rate (GHz) | Cache[lower-roman 1] | Model | Config[lower-roman 2] | Clock | Processing power (GFLOPS)[lower-roman 3] | |||||||||
| Base | Boost | XFR | L1 | L2 | L3 | ||||||||||
| R1102G [2] | February 25, 2020 | GloFo 14LP |
2 (2) | 1.2 | 2.6 | Template:Unk | 64KB inst. 32 KB data per core |
512KB per core |
4MB | RX Vega 3 | 192:12:4 3 CU |
1000 MHz | 384 | DDR4-2400 single-channel |
6 W |
| R1305G[2] | 2 (4) | 1.5 | 2.8 | Template:Unk | DDR4-2400 dual-channel |
8-10 W | |||||||||
| R1505G[2] | April 16, 2019 | 2.4 | 3.3 | Template:Unk | 12–25 W | ||||||||||
| R1606G[2] | 2.6 | 3.5 | Template:Unk | 1200 MHz | 460.8 | ||||||||||
References
- ↑ "Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors" (PDF). Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors. AMD. Retrieved 14 July 2017.
- ↑ 2.0 2.1 2.2 2.3 "Embedded Processor Specifications". AMD.
Cite error: <ref> tags exist for a group named "lower-roman", but no corresponding <references group="lower-roman"/> tag was found, or a closing </ref> is missing