Difference between revisions of "Template:AMD V1000 series"

From blackwiki
Jump to navigation Jump to search
blackwiki>Wikiinger
m (noinclude stuff)
m (28 revisions imported)
 
(26 intermediate revisions by 8 users not shown)
Line 1: Line 1:
{|class="wikitable" style="text-align: center;"
+
{|class="wikitable" style="text-align:center;"
 
!rowspan=3 | Model
 
!rowspan=3 | Model
!rowspan=3 | Release<br />date
+
!rowspan=3 | Release<br>date
 +
!rowspan=3 | Process
 
!colspan=6 | CPU
 
!colspan=6 | CPU
 
!colspan=4 | GPU
 
!colspan=4 | GPU
!rowspan=3 | [[Memory controller|Memory<br />support]]
+
!rowspan=3 | [[Memory controller|Memory<br>support]]
!rowspan=3 | [[Thermal design power|TDP]]
+
!rowspan=3 | [[Ethernet]]
 +
!rowspan=3 | [[Thermal design power|TDP]]<br/>(W)
 +
!rowspan=3 | [[Junction temperature|Junction <br/>temperature]] (°C)
 
|-
 
|-
!rowspan=2 | [[Multi-core processor|Cores]]<br />[[thread (computing)|(threads)]]
+
!rowspan=2 | [[Multi-core processor|Cores]]<br>[[thread (computing)|(threads)]]
!colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]])
+
!colspan=2 | [[Clock rate]] ([[Gigahertz|GHz]])
!colspan=2 | [[Cache memory|Cache]]{{efn|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.<ref name="AMD_programming_guide">{{cite web|title=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|url=https://support.amd.com/TechDocs/54945_PPR_Family_17h_Models_00h-0Fh.pdf|website=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|publisher=AMD|accessdate=14 July 2017}}</ref>}}
+
!colspan=3 | [[Cache memory|Cache]]{{efn-lr|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.}}
 
!rowspan=2 | Model
 
!rowspan=2 | Model
!rowspan=2 | Config{{efn|name="cconfig"}}
+
!rowspan=2 | Config{{efn-lr|name=cconfig}}
 
!rowspan=2 | Clock
 
!rowspan=2 | Clock
!rowspan=2 | Processing power ([[GFLOPS]]){{efn|name="SFLOPS"}}
+
!rowspan=2 | Processing <br>power <br>([[GFLOPS]]){{efn-lr|name=SFLOPS}}
 
|-
 
|-
! {{tooltip|Base|3+ active cores}}
+
! {{abbr|Base|3+ active cores}}
! {{tooltip|Boost|1–2 active cores}}
+
! {{abbr|Boost|1–2 active cores}}
! {{abbr|XFR|Extended frequency range}}
+
! [[L1 cache|L1]]
 
! [[L2 cache|L2]]
 
! [[L2 cache|L2]]
 
! [[L3 cache|L3]]
 
! [[L3 cache|L3]]
 
|-  
 
|-  
! style="text-align:left;" | V1202B
+
! style="text-align:left;" | V1500B<ref name="Ryzen_SOC">{{cite web|title=Embedded Processor Specifications|url=https://www.amd.com/en/products/specifications/embedded/8191+11961|website=AMD}}</ref>
| {{unk}}
+
| rowspan=2 | December 2018
 +
| rowspan=7 | [[Global Foundries|GloFo]]<br>14LP
 +
| rowspan=2 | 4 (8)
 +
| 2.2
 +
| {{n/a}}
 +
| rowspan=7 | 64{{nbsp}}KB {{abbr|inst.|instruction}} <br>32{{nbsp}}KB data <br>per core
 +
| rowspan=7 | 512 KB<br> per core
 +
| rowspan=7 | 4 MB
 +
| rowspan=2 colspan=4 {{n/a}}
 +
| DDR4-2400 <small><br>[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
 +
| rowspan="7" | 2× 10GbE
 +
| 12–25
 +
| rowspan=3 | 0–105
 +
|-
 +
! style="text-align:left;" | V1780B<ref name="Ryzen_SOC" />
 +
| 3.35
 +
| 3.6
 +
| DDR4-3200 <small><br>[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
 +
| 35–54
 +
|-
 +
! style="text-align:left;" | V1202B<ref name="Ryzen_SOC" />
 +
| February 2018
 
| 2 (4)
 
| 2 (4)
 
| 2.3
 
| 2.3
 
| 3.2
 
| 3.2
| {{unk}}
 
| 1 MB
 
| rowspan=4 |4 MB
 
 
| RX Vega 3
 
| RX Vega 3
 
| 192:12:16<br />3 CU
 
| 192:12:16<br />3 CU
 
| 1000 MHz
 
| 1000 MHz
 
| 384
 
| 384
| rowspan=2 |DDR4-2400 <small><br />[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
+
| rowspan=3 | DDR4-2400 <small><br>[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
| rowspan=2 | 12–25 W
+
| rowspan=3 | 12–25
 +
|-
 +
! style="text-align:left;" | V1404I<ref name="Ryzen_SOC" />
 +
| December 2018
 +
| rowspan=4 | 4 (8)
 +
| rowspan=2 | 2.0
 +
| rowspan=3 | 3.6
 +
| rowspan=3 | RX Vega 8
 +
| rowspan=3 | 512:32:16<br>8 CU
 +
| rowspan=2 | 1100 MHz
 +
| rowspan=2 | 1126.4
 +
| −40 – 105
 
|-  
 
|-  
! style="text-align:left;" | V1605B
+
! style="text-align:left;" | V1605B<ref name="Ryzen_SOC" />
| {{unk}}
+
| rowspan=3 | February 2018
| rowspan=3 | 4 (8)
+
| rowspan=3 | 0–105
| 2.0
 
| rowspan=2 | 3.6
 
| {{unk}}
 
| rowspan=3 | 2 MB
 
| rowspan=2 | RX Vega 8
 
| rowspan=2 | 512:32:16<br />8 CU
 
| 1100 MHz
 
| 1126.4
 
 
|-
 
|-
! style="text-align:left;" | V1756B
+
! style="text-align:left;" | V1756B<ref name="Ryzen_SOC" />
| {{unk}}
 
 
| 3.25
 
| 3.25
| {{unk}}
 
 
| rowspan=2 | 1300 MHz
 
| rowspan=2 | 1300 MHz
 
| 1331.2
 
| 1331.2
| rowspan=2 |DDR4-3200 <small><br />[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
+
| rowspan=2 | DDR4-3200 <small><br>[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
| rowspan=2 | 35–54 W
+
| rowspan=2 | 35–54
 
|-  
 
|-  
! style="text-align:left;" | V1807B
+
! style="text-align:left;" | V1807B<ref name="Ryzen_SOC" />
| {{unk}}
 
 
| 3.35
 
| 3.35
 
| 3.8
 
| 3.8
| {{unk}}
 
 
| RX Vega 11
 
| RX Vega 11
| 704:44:16<br />11 CU
+
| 704:44:16<br>11 CU
 
| 1830.4
 
| 1830.4
 
|}
 
|}
 
{{navbar|AMD V1000 series|mini=y|plain=y|style=float: right;position: relative;top: -15px;right: 5px;}}
 
{{navbar|AMD V1000 series|mini=y|plain=y|style=float: right;position: relative;top: -15px;right: 5px;}}
{{notelist|refs=
+
{{notelist-lr|refs=
{{efn|name="cconfig"|[[Unified shader model|Unified Shaders]] : [[Texture mapping unit|Texture Mapping Units]] : [[Render output unit|Render Output Units]] and [[Graphics_Core_Next#Compute_units|Compute Units (CU)]]}}
+
{{efn-lr|name="cconfig"|[[Unified shader model|Unified Shaders]] : [[Texture mapping unit|Texture Mapping Units]] : [[Render output unit|Render Output Units]] and [[Graphics_Core_Next#Compute_units|Compute Units (CU)]]}}
{{efn|name="SFLOPS"|[[Single-precision floating-point format|Single-precision]] performance is calculated from the base (or boost) core clock speed based on a [[Multiply–accumulate operation#Fused multiply–add|FMA]] operation.}}
+
{{efn-lr|name="SFLOPS"|[[Single-precision floating-point format|Single-precision]] performance is calculated from the base (or boost) core clock speed based on a [[Multiply–accumulate operation#Fused multiply–add|FMA]] operation.}}
}}
+
}}<noinclude>
<noinclude>
 
 
{{Template reference list}}
 
{{Template reference list}}
 
[[Category:Advanced Micro Devices products]]</noinclude>
 
[[Category:Advanced Micro Devices products]]</noinclude>

Latest revision as of 12:01, 16 October 2020

Model Release
date
Process CPU GPU Memory
support
Ethernet TDP
(W)
Junction
temperature
(°C)
Cores
(threads)
Clock rate (GHz) Cache[lower-roman 1] Model Config[lower-roman 2] Clock Processing
power
(GFLOPS)[lower-roman 3]
Base Boost L1 L2 L3
V1500B[1] December 2018 GloFo
14LP
4 (8) 2.2 N/A 64 KB inst.
32 KB data
per core
512 KB
per core
4 MB N/A DDR4-2400
dual-channel
2× 10GbE 12–25 0–105
V1780B[1] 3.35 3.6 DDR4-3200
dual-channel
35–54
V1202B[1] February 2018 2 (4) 2.3 3.2 RX Vega 3 192:12:16
3 CU
1000 MHz 384 DDR4-2400
dual-channel
12–25
V1404I[1] December 2018 4 (8) 2.0 3.6 RX Vega 8 512:32:16
8 CU
1100 MHz 1126.4 −40 – 105
V1605B[1] February 2018 0–105
V1756B[1] 3.25 1300 MHz 1331.2 DDR4-3200
dual-channel
35–54
V1807B[1] 3.35 3.8 RX Vega 11 704:44:16
11 CU
1830.4

Template:Notelist-lr

References

  1. 1.0 1.1 1.2 1.3 1.4 1.5 1.6 "Embedded Processor Specifications". AMD.


Cite error: <ref> tags exist for a group named "lower-roman", but no corresponding <references group="lower-roman"/> tag was found, or a closing </ref> is missing