Difference between revisions of "Template:Cpulist"

From blackwiki
Jump to navigation Jump to search
imported>Vossanova
(adding "(?)" just causes confusion)
 
(43 intermediate revisions by 14 users not shown)
Line 1: Line 1:
 
<includeonly><!--
 
<includeonly><!--
 
-->{{#ifeq:{{{2}}}|head|{{(!}} class="wikitable"}}
 
-->{{#ifeq:{{{2}}}|head|{{(!}} class="wikitable"}}
{{cpulist/{{{1|nehalem}}}|
+
{{cpulist/{{{1|nehalem}}}
  delim{{#ifeq:{{{2}}}|head||x}}=!
+
|section={{{section|}}}
  
|section={{{section|}}}
+
|delim={{#switch: {{{2}}}
 +
| end | head = !
 +
| {{!}}
 +
}}
  
 
|model={{#switch: {{{2}}}
 
|model={{#switch: {{{2}}}
  | head = Model<br/>number
+
  | end | head = Model<br />number
  | {{#if: {{{ark|}}}|[http://ark.intel.com/products/{{{ark}}} {{{model|}}}]|{{{model|}}} }}
+
  | {{#if: {{{anchor|}}}|{{anchor|{{{anchor|}}}}}}}{{#if: {{{noanchor|}}}||{{anchor|{{{model|}}}}}}}{{#if: {{{ark|}}}|{{anchor|ark{{{ark}}}}}[https://ark.intel.com/content/www/us/en/ark/compare.html?productIds={{{ark}}} {{{model|}}}]|{{{model|}}} }}
 
}}
 
}}
  
 
|sspec={{#switch: {{{2}}}
 
|sspec={{#switch: {{{2}}}
  | head = sSpec<br/>number
+
  | end | head = sSpec<br />number
 
  | {{#if:{{{sspec1|}}}{{{sspec2|}}}{{{sspec3|}}}{{{sspec4|}}}{{{sspec5|}}}{{{sspec6|}}}{{{sspec7|}}}{{{sspec8|}}}{{{sspec|}}}|{{plainlist|<!--
 
  | {{#if:{{{sspec1|}}}{{{sspec2|}}}{{{sspec3|}}}{{{sspec4|}}}{{{sspec5|}}}{{{sspec6|}}}{{{sspec7|}}}{{{sspec8|}}}{{{sspec|}}}|{{plainlist|<!--
 
   -->{{#if:{{{sspec1|}}}|* {{{sspec1}}}{{#if:{{{step1|}}}|&nbsp;({{{step1}}})}} }}<!--
 
   -->{{#if:{{{sspec1|}}}|* {{{sspec1}}}{{#if:{{{step1|}}}|&nbsp;({{{step1}}})}} }}<!--
Line 27: Line 30:
  
 
|freq={{#switch: {{{2}}}
 
|freq={{#switch: {{{2}}}
  | head = Frequency
+
  | end | head = Frequency
  | {{#if: {{{fsb|}}}{{{qpi|}}}{{{upi|}}}{{{dmi|}}}{{#switch: {{{2}}}|clarkdale|arrandale|lynnfield|clarksfield|bloomfield|gainestown=533|pineview=667|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake=400|baytrail=333|}}|
+
  | {{#if: {{{fsb|}}}{{{qpi|}}}{{{upi|}}}{{{dmi|}}}{{#switch: {{{2}}}|clarkdale|arrandale|lynnfield|clarksfield|bloomfield|gainestown=533|pineview=667|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake|icelake|sunnycove|tigerlake|willowcove=400|baytrail=333|}}|
 
     {{#if: {{{mult|}}}|
 
     {{#if: {{{mult|}}}|
       {{#expr: ({{#switch: {{{fsb|{{#switch: {{{2}}}|pineview=667|baytrail=333|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake=400|533}} }}}
+
       {{#expr: ({{#switch: {{{fsb|{{#switch: {{{2}}}|pineview=667|baytrail=333|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake|icelake|sunnycove|tigerlake|willowcove=400|533}} }}}
 
           | 50 = 50
 
           | 50 = 50
 
           | 60 = 60
 
           | 60 = 60
Line 45: Line 48:
 
           | 1600 = 400
 
           | 1600 = 400
 
           }} * {{{mult}}}
 
           }} * {{{mult}}}
           {{#ifexpr: ({{{fsb|{{#switch: {{{2}}}|pineview=667|baytrail=332.8|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake=400|533}} }}} / 4 * {{{mult}}}) < 990|) round 0|/ 1000) round 2}}
+
           {{#ifexpr: ({{{fsb|{{#switch: {{{2}}}|pineview=667|baytrail=332.8|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake|icelake|sunnycove|tigerlake|willowcove=400|533}} }}} / 4 * {{{mult}}}) < 990|) round 0|/ 1000) round 2}}
       }} {{#ifexpr: ({{{fsb|{{#switch: {{{2}}}|pineview=667|baytrail=332.8|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake=400|533}} }}} / 4 * {{{mult}}}) < 990| {{#if: {{{links|}}}|MHz|MHz}}| {{#if: {{{links|}}}|GHz|GHz}} }}
+
       }} {{#ifexpr: ({{{fsb|{{#switch: {{{2}}}|pineview=667|baytrail=332.8|lincroft|tunnelcreek|sandybridge|sandybridge_e|skylake_e|kabylake_x|ivybridge|haswell|skylake|icelake|sunnycove|tigerlake|willowcove=400|533}} }}} / 4 * {{{mult}}}) < 990| {{#if: {{{links|}}}|MHz|MHz}}| {{#if: {{{links|}}}|GHz|GHz}} }}
 
     |{{#if: {{{freq|}}}|{{#ifexpr: {{{freq}}} < 10|{{{freq}}} {{#if: {{{links|}}}|GHz|GHz}}|{{{freq}}} {{#if: {{{links|}}}|MHz|MHz}} }} }}
 
     |{{#if: {{{freq|}}}|{{#ifexpr: {{{freq}}} < 10|{{{freq}}} {{#if: {{{links|}}}|GHz|GHz}}|{{{freq}}} {{#if: {{{links|}}}|MHz|MHz}} }} }}
 
     }}
 
     }}
Line 56: Line 59:
 
<!--
 
<!--
 
|freq={{#switch: {{{2}}}
 
|freq={{#switch: {{{2}}}
  | head = Frequency
+
  | end | head = Frequency
 
  | penryn
 
  | penryn
 
  | penrynulv
 
  | penrynulv
Line 131: Line 134:
  
 
|cores = {{{cores|{{#switch: {{{2}}}
 
|cores = {{{cores|{{#switch: {{{2}}}
  | head = Cores
+
  | end | head = Cores
 
  | gulftown
 
  | gulftown
 
  | gulftownup = 6
 
  | gulftownup = 6
Line 175: Line 178:
  
 
|threads = {{#switch: {{{2}}}
 
|threads = {{#switch: {{{2}}}
  | head = Cores<br/>(Threads)
+
  | end | head = Cores<br />(threads)
 
  | {{{cores}}}  ({{{threads|}}})
 
  | {{{cores}}}  ({{{threads|}}})
 
}}
 
}}
  
 
|turbo={{#switch: {{{2}}}
 
|turbo={{#switch: {{{2}}}
  | head = [[Intel Turbo Boost|Turbo]]
+
  | end | head = [[Intel Turbo Boost|Turbo]]
 
  | {{{turbo|{{n/a}}}}}
 
  | {{{turbo|{{n/a}}}}}
 
}}
 
}}
  
 
|turboboost={{#switch: {{{2}}}
 
|turboboost={{#switch: {{{2}}}
  | head = [[Intel Turbo Boost|Turbo Boost]]<br/>All-Core/2.0(/Max 3.0)
+
  | end | head = [[Intel Turbo Boost|Turbo Boost]]<br />all-core/2.0<br />(/max. 3.0)
 
  | {{{turbo|{{n/a}}}}}
 
  | {{{turbo|{{n/a}}}}}
 
}}
 
}}
  
 
|burst={{#switch: {{{2}}}
 
|burst={{#switch: {{{2}}}
  | head = Burst
+
  | end | head = Burst
 
  | {{#if: {{{burst|}}}|{{{burst}}} GHz|{{n/a}}}}
 
  | {{#if: {{{burst|}}}|{{{burst}}} GHz|{{n/a}}}}
 
}}
 
}}
  
 
|uncore={{#switch: {{{2}}}
 
|uncore={{#switch: {{{2}}}
  | head = [[Uncore|Uncore<br/>speed]]
+
  | end | head = [[Uncore|Uncore<br />speed]]
 
  | {{#if: {{{fsb|}}}{{{qpi|}}}{{{dmi|}}}{{{upi|}}}{{#switch: {{{2}}}|clarkdale|arrandale|lynnfield|clarksfield|bloomfield|gainestown=533|pineview=667|lincroft=100|tunnelcreek=100|}}|
 
  | {{#if: {{{fsb|}}}{{{qpi|}}}{{{dmi|}}}{{{upi|}}}{{#switch: {{{2}}}|clarkdale|arrandale|lynnfield|clarksfield|bloomfield|gainestown=533|pineview=667|lincroft=100|tunnelcreek=100|}}|
 
   {{#if: {{{uncore|}}}|
 
   {{#if: {{{uncore|}}}|
Line 222: Line 225:
  
 
|l1={{#switch: {{{2}}}
 
|l1={{#switch: {{{2}}}
  | head = [[CPU caches#Multi-level caches|L1<br/>Cache]]
+
  | end | head = [[CPU caches#Multi-level caches|L1<br />cache]]
 
  | tillamook | p55ctp | p55lm | p55c = {{#switch: {{{l1|}}}
 
  | tillamook | p55ctp | p55lm | p55c = {{#switch: {{{l1|}}}
 
     | 16 | 32 = {{#expr: {{{l1}}}/2}} + {{#expr: {{{l1}}}/2}} {{#if: {{{links|}}}|[[Kibibyte|KiB]]|KiB}}
 
     | 16 | 32 = {{#expr: {{{l1}}}/2}} + {{#expr: {{{l1}}}/2}} {{#if: {{{links|}}}|[[Kibibyte|KiB]]|KiB}}
Line 239: Line 242:
  
 
|l2={{#switch: {{{2}}}
 
|l2={{#switch: {{{2}}}
  | head = [[CPU cache#Multi-level caches|L2<br/>cache]]
+
  | end | head = [[CPU cache#Multi-level caches|L2<br />cache]]
 
  | silverthorne
 
  | silverthorne
 
  | diamondville
 
  | diamondville
Line 299: Line 302:
 
   |{{{l2|2}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
 
   |{{{l2|2}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
 
   }}
 
   }}
 +
| icelake
 +
| sunnycove = {{{l2|{{{cores|4}}} × 512}}} {{#if: {{{links|}}}|[[Kibibyte|KiB]]|KiB}}
 +
| tigerlake
 +
| willowcove = {{{l2|{{{cores|4}}} × 1.25}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
 
  | {{{l2|}}}
 
  | {{{l2|}}}
 
}}
 
}}
  
 
|l3={{#switch: {{{2}}}
 
|l3={{#switch: {{{2}}}
  | head = [[CPU cache#Multi-level caches|L3<br/>cache]]
+
  | end | head = [[CPU cache#Multi-level caches|L3<br />cache]]
 
  | lynnfield
 
  | lynnfield
 
  | clarksfield
 
  | clarksfield
Line 309: Line 316:
 
  | gainestown
 
  | gainestown
 
  | jasperforest
 
  | jasperforest
  | sandybridge|sandybridge_e|ivybridge|haswell|skylake|skylake_e|kabylake_x = {{{l3|8}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
+
  | sandybridge|sandybridge_e|ivybridge|haswell|skylake|skylake_e|kabylake_x|icelake|sunnycove|tigerlake|willowcove= {{{l3|8}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
 
  | clarkdale
 
  | clarkdale
 
  | arrandale = {{{l3|4}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
 
  | arrandale = {{{l3|4}}} {{#if: {{{links|}}}|[[Mebibyte|MiB]]|MiB}}
Line 320: Line 327:
  
 
|iobus={{#switch: {{{2}}}
 
|iobus={{#switch: {{{2}}}
  | head = I/O bus
+
  | end | head = I/O bus
 
  | beckton = {{#if:{{{qpi|}}}|4 × {{{qpi}}} GT/s {{#if: {{{links|}}}|[[Intel QuickPath Interconnect|QPI]]|QPI}}|4 × 6.4 GT/s {{#if: {{{links|}}}|[[Intel QuickPath Interconnect|QPI]]|QPI}}}}
 
  | beckton = {{#if:{{{qpi|}}}|4 × {{{qpi}}} GT/s {{#if: {{{links|}}}|[[Intel QuickPath Interconnect|QPI]]|QPI}}|4 × 6.4 GT/s {{#if: {{{links|}}}|[[Intel QuickPath Interconnect|QPI]]|QPI}}}}
 
  | gulftown
 
  | gulftown
Line 355: Line 362:
  
 
|fsb={{#switch: {{{2}}}
 
|fsb={{#switch: {{{2}}}
  | head = [[Front-side bus|FSB]]
+
  | end | head = [[Front-side bus|FSB]]
 
  | diamondville = {{{fsb|533}}} {{#if: {{{links|}}}|MT/s|MT/s}}
 
  | diamondville = {{{fsb|533}}} {{#if: {{{links|}}}|MT/s|MT/s}}
 
  | dunnington
 
  | dunnington
Line 382: Line 389:
  
 
|mult={{#switch: {{{2}}}
 
|mult={{#switch: {{{2}}}
  | head = [[CPU multiplier|Mult.]]
+
  | end | head = [[CPU multiplier|Mult.]]
 
  | {{#if:{{{mult|}}}|{{{mult}}}×}}
 
  | {{#if:{{{mult|}}}|{{{mult}}}×}}
 
}}
 
}}
  
 
|gfxclock={{#switch: {{{2}}}
 
|gfxclock={{#switch: {{{2}}}
  | head = GPU<br/>frequency
+
  | end | head = GPU<br />frequency
 
  | {{#if:{{{gfxclock|}}}|{{{gfxclock}}} {{#if: {{{links|}}}|MHz|MHz}}|{{N/a}}}}
 
  | {{#if:{{{gfxclock|}}}|{{{gfxclock}}} {{#if: {{{links|}}}|MHz|MHz}}|{{N/a}}}}
 
}}
 
}}
  
 
|mem={{#switch: {{{2}}}
 
|mem={{#switch: {{{2}}}
  | head = [[Memory controller|Memory]]
+
  | end | head = [[Memory controller|Memory]]
 
  | gainestown
 
  | gainestown
 
  | bloomfield  = {{{mem|3 × DDR3-{{{memspeed|1066}}} }}}
 
  | bloomfield  = {{{mem|3 × DDR3-{{{memspeed|1066}}} }}}
Line 410: Line 417:
  
 
|connectivity =  {{#switch: {{{2}}}
 
|connectivity =  {{#switch: {{{2}}}
  | head = Connectivity
+
  | end | head = Connectivity
 
  | {{#if: {{{connectivity|}}}|{{{connectivity}}}|{{n/a}}}}
 
  | {{#if: {{{connectivity|}}}|{{{connectivity}}}|{{n/a}}}}
 
}}
 
}}
  
 
|volt = {{#switch: {{{2}}}
 
|volt = {{#switch: {{{2}}}
  | head = [[CPU core voltage|Voltage]]
+
  | end | head = [[CPU core voltage|Voltage]]
 
  | {{#if:{{{volt|}}}|{{{volt}}}|
 
  | {{#if:{{{volt|}}}|{{{volt}}}|
 
     {{#if:{{{vmin|}}}|{{{vmin}}}{{#if:{{{vmax|}}}|–{{{vmax}}}}}&nbsp;V}}
 
     {{#if:{{{vmin|}}}|{{{vmin}}}{{#if:{{{vmax|}}}|–{{{vmax}}}}}&nbsp;V}}
Line 422: Line 429:
  
 
|sdp =  {{#switch: {{{2}}}
 
|sdp =  {{#switch: {{{2}}}
  | head = [[Scenario Design Power|SDP]]
+
  | end | head = [[Scenario Design Power|SDP]]
 
  | {{#if: {{{sdp|}}}|{{{sdp}}} W|{{n/a}}}}
 
  | {{#if: {{{sdp|}}}|{{{sdp}}} W|{{n/a}}}}
 
}}
 
}}
Line 437: Line 444:
 
   -->{{#if:{{{tdp|}}}|{{{tdp}}}&nbsp;W}}<!--
 
   -->{{#if:{{{tdp|}}}|{{{tdp}}}&nbsp;W}}<!--
 
   -->}} |{{#switch: {{{2}}}
 
   -->}} |{{#switch: {{{2}}}
  | head = [[Thermal design power|TDP]]
+
  | end | head = [[Thermal design power|TDP]]
 
  | lynnfield  = {{{tdp|95}}} W
 
  | lynnfield  = {{{tdp|95}}} W
 
  | bloomfield  = {{{tdp|130}}} W
 
  | bloomfield  = {{{tdp|130}}} W
Line 475: Line 482:
 
   -->{{#if:{{{sock|}}}|{{{sock}}}}}<!--  otherwise, take a guess with just sock
 
   -->{{#if:{{{sock|}}}|{{{sock}}}}}<!--  otherwise, take a guess with just sock
 
   -->}} |{{#switch: {{{2}}}
 
   -->}} |{{#switch: {{{2}}}
  | head = [[CPU socket|Socket]]
+
  | end | head = [[CPU socket|Socket]]
 
  | haswell =  {{#switch: {{{sock}}}
 
  | haswell =  {{#switch: {{{sock}}}
 
                   |bga | BGA | FC-BGA10
 
                   |bga | BGA | FC-BGA10
Line 488: Line 495:
 
  | skylake =  {{#switch: {{{sock}}}
 
  | skylake =  {{#switch: {{{sock}}}
 
                   |bga | BGA | FC-BGA10
 
                   |bga | BGA | FC-BGA10
 +
                  | 2270 = {{#if: {{{links|}}}|[[BGA 2270]]|BGA 2270}}
 +
                  | 1528 = {{#if: {{{links|}}}|[[BGA 1528]]|BGA 1528}}
 
                   | 1515 = {{#if: {{{links|}}}|[[BGA 1515]]|BGA 1515}}
 
                   | 1515 = {{#if: {{{links|}}}|[[BGA 1515]]|BGA 1515}}
 
                   | 1440 = {{#if: {{{links|}}}|[[BGA 1440]]|BGA 1440}}
 
                   | 1440 = {{#if: {{{links|}}}|[[BGA 1440]]|BGA 1440}}
 +
                  | 1377 = {{#if: {{{links|}}}|[[BGA 1377]]|BGA 1377}}
 
                   | 1356 |1356B = {{#if: {{{links|}}}|[[BGA 1356]]|BGA 1356}}
 
                   | 1356 |1356B = {{#if: {{{links|}}}|[[BGA 1356]]|BGA 1356}}
 +
                  | 1200 = {{#if: {{{links|}}}|[[LGA 1200]]|LGA 1200}}
 
                   | 1151 = {{#if: {{{links|}}}|[[LGA 1151]]|LGA 1151}}
 
                   | 1151 = {{#if: {{{links|}}}|[[LGA 1151]]|LGA 1151}}
 
                   | 1151v2 = {{#if: {{{links|}}}|[[LGA 1151v2]]|LGA 1151v2}}
 
                   | 1151v2 = {{#if: {{{links|}}}|[[LGA 1151v2]]|LGA 1151v2}}
 
            | 2066 = {{#if: {{{links|}}}|[[LGA 2066]]|LGA 2066}}
 
            | 2066 = {{#if: {{{links|}}}|[[LGA 2066]]|LGA 2066}}
 
            | 3647 = {{#if: {{{links|}}}|[[LGA 3647]]|LGA 3647}}
 
            | 3647 = {{#if: {{{links|}}}|[[LGA 3647]]|LGA 3647}}
 +
              | 4189 = {{#if: {{{links|}}}|[[LGA 4189]]|LGA 4189}}
 
                   }}
 
                   }}
 +
| icelake | sunnycove =  {{#switch: {{{sock}}}
 +
                  | 1526 = {{#if: {{{links|}}}|[[BGA 1526]]|BGA 1526}}
 +
                  | 1510 = {{#if: {{{links|}}}|[[BGA 1510]]|BGA 1510}}
 +
                  | 1377 = {{#if: {{{links|}}}|[[BGA 1377]]|BGA 1377}}
 +
                  | 1344 = {{#if: {{{links|}}}|[[BGA 1344]]|BGA 1344}}
 +
                    }}
 +
| tigerlake | willowcove =  {{#switch: {{{sock}}}
 +
                  | 1449 = {{#if: {{{links|}}}|[[BGA 1449]]|BGA 1449}}
 +
                  }}
 
  | gainestown
 
  | gainestown
 
  | gulftown
 
  | gulftown
Line 538: Line 559:
 
  | 2066 = {{#if: {{{links|}}}|[[LGA 2066]]|LGA 2066}}
 
  | 2066 = {{#if: {{{links|}}}|[[LGA 2066]]|LGA 2066}}
 
  | 3647 = {{#if: {{{links|}}}|[[LGA 3647]]|LGA 3647}}
 
  | 3647 = {{#if: {{{links|}}}|[[LGA 3647]]|LGA 3647}}
 +
    | 4189 = {{#if: {{{links|}}}|[[LGA 4189]]|LGA 4189}}
 +
  | 5903 = {{#if: {{{links|}}}|[[BGA 5903]]|BGA 5903}}
 
   | 2011-3 = {{#if: {{{links|}}}|[[LGA 2011-3]]|LGA 2011-3}}
 
   | 2011-3 = {{#if: {{{links|}}}|[[LGA 2011-3]]|LGA 2011-3}}
 
   | 2011-1 = {{#if: {{{links|}}}|[[LGA 2011-1]]|LGA 2011-1}}
 
   | 2011-1 = {{#if: {{{links|}}}|[[LGA 2011-1]]|LGA 2011-1}}
 
   | 2011 = {{#if: {{{links|}}}|[[LGA 2011]]|LGA 2011}}
 
   | 2011 = {{#if: {{{links|}}}|[[LGA 2011]]|LGA 2011}}
 +
  | 1526 = {{#if: {{{links|}}}|[[BGA 1526]]|BGA 1526}}
 +
  | 1510 = {{#if: {{{links|}}}|[[BGA 1510]]|BGA 1510}}
 
   | 1366 = {{#if: {{{links|}}}|[[LGA 1366]]|LGA 1366}}
 
   | 1366 = {{#if: {{{links|}}}|[[LGA 1366]]|LGA 1366}}
 
   | 1364 = {{#if: {{{links|}}}|[[BGA 1364]]|BGA 1364}}
 
   | 1364 = {{#if: {{{links|}}}|[[BGA 1364]]|BGA 1364}}
 
   | 1356-3 = {{#if: {{{links|}}}|[[LGA 1356-3]]|LGA 1356-3}}
 
   | 1356-3 = {{#if: {{{links|}}}|[[LGA 1356-3]]|LGA 1356-3}}
 
   | 1356 = {{#if: {{{links|}}}|[[LGA 1356]]|LGA 1356}}
 
   | 1356 = {{#if: {{{links|}}}|[[LGA 1356]]|LGA 1356}}
 +
  | 1344 = {{#if: {{{links|}}}|[[BGA 1344]]|BGA 1344}}
 
   | 1288 = {{#if: {{{links|}}}|[[BGA 1288]]|LGA 1288}}
 
   | 1288 = {{#if: {{{links|}}}|[[BGA 1288]]|LGA 1288}}
 
   | 1284 = {{#if: {{{links|}}}|[[BGA 1284]]|BGA 1284}}
 
   | 1284 = {{#if: {{{links|}}}|[[BGA 1284]]|BGA 1284}}
 
   | 1234 = {{#if: {{{links|}}}|[[BGA 1234]]|BGA 1234}}
 
   | 1234 = {{#if: {{{links|}}}|[[BGA 1234]]|BGA 1234}}
 +
  | 1200 = {{#if: {{{links|}}}|[[LGA 1200]]|LGA 1200}}
 
   | 1168 = {{#if: {{{links|}}}|[[BGA 1168]]|BGA 1168}}
 
   | 1168 = {{#if: {{{links|}}}|[[BGA 1168]]|BGA 1168}}
 
   | 1152
 
   | 1152
Line 584: Line 611:
 
   | B = {{#if: {{{links|}}}|[[Slot B]]|Slot B}}
 
   | B = {{#if: {{{links|}}}|[[Slot B]]|Slot B}}
 
   | 2 = {{#if: {{{links|}}}|[[Slot 2]]|Slot 2}}
 
   | 2 = {{#if: {{{links|}}}|[[Slot 2]]|Slot 2}}
   |  
+
   |
 
  }}
 
  }}
 
}}
 
}}
Line 590: Line 617:
  
 
|gfxmodel = {{#switch: {{{2}}}
 
|gfxmodel = {{#switch: {{{2}}}
  | head = GPU<br/>model
+
  | end | head = GPU<br />model
 
  | sandybridge|ivybridge|haswell|baytrail|skylake = {{#switch: {{{gfxmodel}}}
 
  | sandybridge|ivybridge|haswell|baytrail|skylake = {{#switch: {{{gfxmodel}}}
   |4eu = {{#if: {{{links|}}}|[[HD Graphics]] (4&nbsp;EUs)|HD Graphics (4&nbsp;EUs)}}
+
   |4eu = {{#if: {{{links|}}}|[[Intel Graphics Technology]] (4&nbsp;EUs)|HD Graphics (4&nbsp;EUs)}}
   |6eu = {{#if: {{{links|}}}|[[HD Graphics]] (6&nbsp;EUs)|HD Graphics (6&nbsp;EUs)}}
+
   |6eu = {{#if: {{{links|}}}|[[Intel Graphics Technology]] (6&nbsp;EUs)|HD Graphics (6&nbsp;EUs)}}
   |10eu = {{#if: {{{links|}}}|[[HD Graphics]] (10&nbsp;EUs)|HD Graphics (10&nbsp;EUs)}}
+
   |10eu = {{#if: {{{links|}}}|[[Intel Graphics Technology]] (10&nbsp;EUs)|HD Graphics (10&nbsp;EUs)}}
   |12eu = {{#if: {{{links|}}}|[[HD Graphics]] (12&nbsp;EUs)|HD Graphics (12&nbsp;EUs)}}
+
   |12eu = {{#if: {{{links|}}}|[[Intel Graphics Technology]] (12&nbsp;EUs)|HD Graphics (12&nbsp;EUs)}}
   |16eu = {{#if: {{{links|}}}|[[HD Graphics]] (16&nbsp;EUs)|HD Graphics (16&nbsp;EUs)}}
+
   |16eu = {{#if: {{{links|}}}|[[Intel Graphics Technology]] (16&nbsp;EUs)|HD Graphics (16&nbsp;EUs)}}
 
   |gt1
 
   |gt1
 
   |GT1
 
   |GT1
Line 642: Line 669:
 
   |580 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Pro Graphics 580]]|Iris Pro Graphics 580}}
 
   |580 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Pro Graphics 580]]|Iris Pro Graphics 580}}
 
   |P580 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Pro Graphics P580]]|Iris Pro Graphics P580}}
 
   |P580 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Pro Graphics P580]]|Iris Pro Graphics P580}}
 +
  |600 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|UHD Graphics 600]]|UHD Graphics 600}}
 +
  |605 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|UHD Graphics 605]]|UHD Graphics 605}}
 
   |610 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|HD Graphics 610]]|HD Graphics 610}}
 
   |610 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|HD Graphics 610]]|HD Graphics 610}}
 +
  |U610= {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|UHD Graphics 610]]|UHD Graphics 610}}
 
   |615 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|HD Graphics 615]]|HD Graphics 615}}
 
   |615 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|HD Graphics 615]]|HD Graphics 615}}
 
   |620 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|HD Graphics 620]]|HD Graphics 620}}
 
   |620 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|HD Graphics 620]]|HD Graphics 620}}
Line 650: Line 680:
 
   |U630= {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|UHD Graphics 630]]|UHD Graphics 630}}
 
   |U630= {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|UHD Graphics 630]]|UHD Graphics 630}}
 
   |640 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Plus Graphics 640]]|Iris Plus Graphics 640}}
 
   |640 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Plus Graphics 640]]|Iris Plus Graphics 640}}
 +
  |645 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Plus Graphics 645]]|Iris Plus Graphics 645}}
 
   |650 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Plus Graphics 650]]|Iris Plus Graphics 650}}
 
   |650 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Plus Graphics 650]]|Iris Plus Graphics 650}}
   | {{#if: {{{gfxmodel|}}}|{{{gfxmodel|}}} (?)|{{N/a}} }}
+
  |655 = {{#if: {{{links|}}}|[[Intel HD and Iris Graphics|Iris Plus Graphics 655]]|Iris Plus Graphics 655}}
 +
  |630Vega20= {{#if: {{{links|}}}|[[Radeon RX Vega M GL Graphics]]|HD Graphics 630<br />Radeon RX Vega M GL Graphics}}
 +
  |630Vega24 = {{#if: {{{links|}}}|[[Radeon RX Vega M GH Graphics]]|HD Graphics 630<br />Radeon RX Vega M GH Graphics}}
 +
   | {{#if: {{{gfxmodel|}}}|{{{gfxmodel|}}}|{{N/a}} }}
 
  }}
 
  }}
 
  | {{{gfxmodel|{{N/a}} }}}
 
  | {{{gfxmodel|{{N/a}} }}}
Line 657: Line 691:
  
 
|date = {{#switch: {{{2}}}
 
|date = {{#switch: {{{2}}}
  | head = Release date
+
  | end | head = Release date
 
  | {{{date|}}}
 
  | {{{date|}}}
 
}}
 
}}
  
 
|part = {{#switch: {{{2}}}
 
|part = {{#switch: {{{2}}}
  | head = Part<br/>number(s)
+
  | end | head = Part<br />number(s)
 
  | {{#if:{{{part1|}}}{{{part2|}}}{{{part3|}}}{{{part4|}}}{{{part5|}}}{{{part6|}}}{{{part7|}}}{{{part8|}}}{{{part|}}}|{{plainlist|<!--
 
  | {{#if:{{{part1|}}}{{{part2|}}}{{{part3|}}}{{{part4|}}}{{{part5|}}}{{{part6|}}}{{{part7|}}}{{{part8|}}}{{{part|}}}|{{plainlist|<!--
 
   -->{{#if:{{{part1|}}}|* {{{part1}}} }}<!--
 
   -->{{#if:{{{part1|}}}|* {{{part1}}} }}<!--
Line 677: Line 711:
  
 
|price = {{#switch: {{{2}}}
 
|price = {{#switch: {{{2}}}
  | head = Release<br/>price ([[United States dollar|USD]])
+
  | end | head = Release<br />price ([[United States dollar|USD]])
 
  | {{{price|}}}
 
  | {{{price|}}}
 
}}
 
}}
  
}}</includeonly><noinclude>
+
}}
 +
{{#ifeq:{{{2}}}|end|{{!)}}}}<!--
 +
--></includeonly><noinclude>
 
{{documentation}}
 
{{documentation}}
 
[[Category:Lists of microprocessors|*]]
 
[[Category:Lists of microprocessors|*]]
 
</noinclude>
 
</noinclude>

Latest revision as of 13:07, 24 September 2020

Template documentation[view] [edit] [history] [purge]

cpulist is a template for maintaining lists of microprocessors with separate content and markup. Please help to convert the lists of microprocessors from Template:Intel processors to this template, in order to give them all a consistent appearance.

As a simple example,

 {{cpulist|nehalem|head}}
 {{cpulist|nehalem|gainestown|model=Xeon E5502
 |l3=4|qpi=4.8|mult=14|memspeed=800|vmin=0.75|vmax=1.35|tdp=80|date=March 30, 2009|price=$188|links=1
   |sspec1=SLBEZ|step1=D0|part1=AT80602000804AA}}
 {{cpulist|nehalem|end}}

results in a table like

Model
number
sSpec
number
Frequency Turbo Cores L2
cache
L3
cache
I/O bus Mult. Memory Voltage TDP Socket Release date Part
number(s)
Release
price (USD)
Xeon E5502
  • SLBEZ (D0)
1.87 GHz N/A 4 4 × 256 KiB 4 MiB 2 × 4.8 GT/s QPI 14× 3 × DDR3-800 0.75–1.35 V
80 W
LGA 1366 March 30, 2009
  • AT80602000804AA
$188
Model
number
sSpec
number
Frequency Turbo Cores L2
cache
L3
cache
I/O bus Mult. Memory Voltage TDP Socket Release date Part
number(s)
Release
price (USD)

Making changes to the cpulist template affects all articles using it, see Special:WhatLinksHere/Template:Cpulist for a list.

Here is the list of cpulist sub-templates:

Template arguments

The first argument to the cpulist template, nehalem in the example, defines the layout of the table. Currently, valid arguments here are

  • lake-e For lists of the (Skylake-SP/F/W/X and Kaby Lake-X) generation of processors, including fields for burst frequency
  • skylake For lists of the Skylake, Kabylake, Coffeelake, etc generation of processors, including GPU field
  • silvermont For lists of the latest (Silvermont/Airmont) generation of low-power processors, including fields for sdp and burst frequency
  • haswell: For lists of the latest (Haswell/Broadwell) generation of processors, showing only the fields that are known to date
  • bridge-e: For lists of the previous (Sandy Bridge/Ivy Bridge) generation of processors, showing only the fields that are known to date
  • bridge: For lists of the previous (Sandy Bridge/Ivy Bridge) generation of processors, showing only the fields that are known to date
  • sandybridge: For lists of the previous Sandy Bridge processors, currently same format as bridge
  • nehalem: For lists of Intel's previous (Nehalem/Westmere) generation of processors, including fields for 'Turbo' mode, L3 cache and Memory Controller
  • nehgfx: like nehalem, but for chips with integrated graphics capability
  • atom: For lists of low-end Atom processors, currently same format as core
  • atomx3: For lists of Atom processors
  • atomgfx: For lists of Atom processors with integrated graphics
  • core: For lists of Intel's previous generation of processors
  • p6: For lists of Intel's p6 generation of processors
  • p5: For lists of Intel's p5 generation of processors

The second argument is the type of processor, defining default contents for many fields that are identical throughout a series of processors. This argument is optional, valid arguments are currently:

Other arguments are

  • |anchor=: An arbitrary HTML anchor that can be assigned to an entry
  • |model=: The name of the processor
  • |sspec= or |sspec1=|sspec8=: up to 8 Intel sSpec numbers
    • |step1=|step8=: up to 8 stepping names for the above sSpec numbers
  • |freq=: Core frequency, can often be determined by fsb and mult arguments, in MHz or GHz
  • |uncore=: Uncore frequency, in MHz or GHz
  • |turbo=: Turbo frequencies , as increments in clock multiplier
  • |burst=: Burst frequencies , in GHz
  • |igp=: Model of integrated graphics processor
  • |gfxfreq=: clock frequency of the integrated graphics, if applicable
  • |cores=: number of processor cores
    • |threads=: number of processor threads
  • |l1=: size of the Level 1 Cache, in KB
  • |l2=: size of the Level 2 Cache, in KB or MB
  • |l3=: size of the Level 3 Cache, in MB
  • |iobus=: Type and speed of I/O bus interface, may be expressed as one of
    • |fsb=: performance of Front-side bus in MT/s, if applicable
    • |ht=: performance of Hypertransport in MT/s, if applicable
    • |qpi=: performance of Quickpath interface in MT/s, if applicable
    • |dmi=: set to 1 if Direct media interface is in use
  • |mult=: clock multiplier of fsb or base frequency
  • |mem=: memory interface of integrated memory controller, may be expressed as
    • |memspeed=: data rate of integrated memory controller
  • |volt=: core voltage range, usually given as
    • |vmin=: minimum voltage in volts
    • |vmax=: maximum voltage (optional) in volts
  • |tdp= or |tdp1=|tdp8=: Thermal design power in watts
  • |sdp=: Scenario design power in watts
  • |sock= or |sock1=|sock8=: Socket, one of 1567, 1366, 1156, 775, 771, M, P, 956, 478, 479, 603, 604 or some others
  • |date=: release date
  • |part= or |part1=|part8=: part numbers
  • |price=: price in USD at the time of release

A special argument is

  • |links=: If set to any string, wikilinks are added to various units in the table row, usually this is used in the first row of a table