Difference between revisions of "Template:DRAM"

From blackwiki
Jump to navigation Jump to search
(Added LPDDR alias.)
imported>Maestro2016
 
(59 intermediate revisions by 28 users not shown)
Line 1: Line 1:
 
{{Navbox
 
{{Navbox
|name=DRAM
+
| name     = DRAM
|title=Types of [[Dynamic random access memory|DRAM]]
+
| title     = [[Dynamic random-access memory]] (DRAM)
|group1=Asynchronous
+
| listclass = hlist
|list1={{do list|delim=<span style="font-weight:bold;">·</span>
+
| state    = {{{state|autocollapse}}}
|[[FPM RAM]]
+
 
|[[EDO RAM]]
+
| group1 = Asynchronous
}}
+
| list1  =  
|group2=Synchronous
+
* [[FPM RAM]]
|list2={{do list|delim=<span style="font-weight:bold;">·</span>
+
* [[EDO RAM]]
|[[SDRAM]]
+
 
|[[DDR SDRAM]]
+
| group2 = [[Synchronous dynamic random-access memory|Synchronous]]
|[[Mobile DDR]] (LPDDR)
+
| list2 =  
|[[DDR2 SDRAM]]
+
* [[Synchronous dynamic random-access memory|SDRAM]]
|[[DDR3 SDRAM]]
+
* [[DDR SDRAM]]
|[[DDR4 SDRAM]]
+
** [[DDR2 SDRAM|DDR2]]
}}
+
** [[DDR3 SDRAM|DDR3]]
|group5=Graphics
+
** [[DDR4 SDRAM|DDR4]]
|list5={{do list|delim=<span style="font-weight:bold;">·</span>
+
** [[DDR5 SDRAM|DDR5]]
|[[VRAM]]
+
* [[LPDDR]] (Mobile DDR)
|[[DDR2 SDRAM|DDR2]]
+
* [[Fast Cycle DRAM]] (FCRAM) <!--The initialism is really "FCRAM"!-->
|[[GDDR3]]
+
* [[eDRAM]]
|[[GDDR4]]
+
* [[RLDRAM]]
|[[DDR3 SDRAM|DDR3]]
+
* [[High Bandwidth Memory|HBM]]
|[[GDDR5]]
+
** [[High Bandwidth Memory#HBM 2|HBM2]]
}}
+
** [[High Bandwidth Memory#HBM 3|HBM3]]
|group8=[[Rambus]]
+
* [[Hybrid Memory Cube]]
|list8={{do list|delim=<span style="font-weight:bold;">·</span>
+
 
|[[RDRAM]]
+
| group5 = Graphics
|[[XDR DRAM]]
+
| list5 =  
|[[XDR2 DRAM]]
+
* [[Video RAM (dual-ported DRAM)|VRAM]]
}}
+
* [[WRAM (memory)|WRAM]]
 +
* [[MDRAM]]
 +
* [[SGRAM]]
 +
** [[GDDR SDRAM|GDDR]]
 +
** [[GDDR2]]
 +
** [[GDDR3 SDRAM|GDDR3]]
 +
** [[GDDR4 SDRAM|GDDR4]]
 +
** [[GDDR5 SDRAM|GDDR5]]
 +
** [[GDDR6 SDRAM|GDDR6]]
 +
 
 +
| group8 = [[Rambus]]
 +
| list8 =  
 +
* [[RDRAM]]
 +
* [[XDR DRAM]]
 +
* [[XDR2 DRAM]]
 +
 
 +
| group9 = [[Memory module]]s
 +
| list9  =  
 +
* [[SIMM]]
 +
* [[DIMM]]
 +
* [[SO-DIMM]]
 +
* [[UniDIMM]]
 +
 
 +
| group10 = Lists
 +
| list10 =
 +
* [[Random-access memory#DRAM|DRAM timeline]]
 +
* [[Synchronous dynamic random-access memory#Timeline|SDRAM timeline]]
 +
* [[List of interface bit rates#Dynamic random-access memory|Bandwidth]]
 +
* [[Transistor count#Memory|Transistor count]]
 +
 
 
}}<noinclude>
 
}}<noinclude>
[[pt:Predefinição:DRAM]]
 
 
{{documentation}}
 
{{documentation}}
[[Category:Computer hardware templates|{{PAGENAME}}]]
 
 
</noinclude>
 
</noinclude>

Latest revision as of 03:12, 17 July 2019