Difference between revisions of "Template:DRAM"
Jump to navigation
Jump to search
(+ja) |
imported>Maestro2016 |
||
(58 intermediate revisions by 27 users not shown) | |||
Line 1: | Line 1: | ||
{{Navbox | {{Navbox | ||
− | |name=DRAM | + | | name = DRAM |
− | |title= | + | | title = [[Dynamic random-access memory]] (DRAM) |
− | | | + | | listclass = hlist |
− | | | + | | state = {{{state|autocollapse}}} |
− | + | ||
− | + | | group1 = Asynchronous | |
− | + | | list1 = | |
− | |group2=Synchronous | + | * [[FPM RAM]] |
− | |list2= | + | * [[EDO RAM]] |
− | + | ||
− | + | | group2 = [[Synchronous dynamic random-access memory|Synchronous]] | |
− | + | | list2 = | |
− | + | * [[Synchronous dynamic random-access memory|SDRAM]] | |
− | + | * [[DDR SDRAM]] | |
− | + | ** [[DDR2 SDRAM|DDR2]] | |
− | + | ** [[DDR3 SDRAM|DDR3]] | |
− | |group5=Graphics | + | ** [[DDR4 SDRAM|DDR4]] |
− | |list5= | + | ** [[DDR5 SDRAM|DDR5]] |
− | + | * [[LPDDR]] (Mobile DDR) | |
− | + | * [[Fast Cycle DRAM]] (FCRAM) <!--The initialism is really "FCRAM"!--> | |
− | + | * [[eDRAM]] | |
− | + | * [[RLDRAM]] | |
− | + | * [[High Bandwidth Memory|HBM]] | |
− | + | ** [[High Bandwidth Memory#HBM 2|HBM2]] | |
− | + | ** [[High Bandwidth Memory#HBM 3|HBM3]] | |
− | |group8=[[Rambus]] | + | * [[Hybrid Memory Cube]] |
− | |list8= | + | |
− | + | | group5 = Graphics | |
− | + | | list5 = | |
− | + | * [[Video RAM (dual-ported DRAM)|VRAM]] | |
− | + | * [[WRAM (memory)|WRAM]] | |
+ | * [[MDRAM]] | ||
+ | * [[SGRAM]] | ||
+ | ** [[GDDR SDRAM|GDDR]] | ||
+ | ** [[GDDR2]] | ||
+ | ** [[GDDR3 SDRAM|GDDR3]] | ||
+ | ** [[GDDR4 SDRAM|GDDR4]] | ||
+ | ** [[GDDR5 SDRAM|GDDR5]] | ||
+ | ** [[GDDR6 SDRAM|GDDR6]] | ||
+ | |||
+ | | group8 = [[Rambus]] | ||
+ | | list8 = | ||
+ | * [[RDRAM]] | ||
+ | * [[XDR DRAM]] | ||
+ | * [[XDR2 DRAM]] | ||
+ | |||
+ | | group9 = [[Memory module]]s | ||
+ | | list9 = | ||
+ | * [[SIMM]] | ||
+ | * [[DIMM]] | ||
+ | * [[SO-DIMM]] | ||
+ | * [[UniDIMM]] | ||
+ | |||
+ | | group10 = Lists | ||
+ | | list10 = | ||
+ | * [[Random-access memory#DRAM|DRAM timeline]] | ||
+ | * [[Synchronous dynamic random-access memory#Timeline|SDRAM timeline]] | ||
+ | * [[List of interface bit rates#Dynamic random-access memory|Bandwidth]] | ||
+ | * [[Transistor count#Memory|Transistor count]] | ||
+ | |||
}}<noinclude> | }}<noinclude> | ||
− | |||
− | |||
{{documentation}} | {{documentation}} | ||
− | |||
</noinclude> | </noinclude> |
Latest revision as of 03:12, 17 July 2019
The above documentation is transcluded from Template:DRAM/doc. (edit | history) Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Please add categories to the /doc subpage. Subpages of this template. |