Difference between revisions of "Template:Intel technology"
Jump to navigation
Jump to search
Template documentation
imported>Fragglet (Undid revision 295318285 by 24.205.26.253 (talk)) |
imported>Xpclient (Wikilink) |
||
| (58 intermediate revisions by 37 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {{ | + | {{Navbox |
| − | | name | + | | name = Intel technology |
| − | | title = [[ | + | | title = [[Intel]] [[technology]] |
| + | | listclass = hlist | ||
| group1 = Platforms | | group1 = Platforms | ||
| − | | list1 = [[Centrino]] | + | | list1 = |
| + | *[[Centrino]] | ||
| + | *[[Centrino#Montevina platform (2008)|Centrino 2]] | ||
| + | *[[Intel Viiv|Viiv]] | ||
| + | *[[Mobile Internet device#Intel MID platforms|MID]] | ||
| + | *[[Tablet computer#Intel tablet platforms|Tablet]] | ||
| + | *[[Consumer Ultra-Low Voltage|CULV]] | ||
| + | *[[Ultrabook]] | ||
| + | *[[Intel Skulltrail|Skulltrail]] | ||
| + | *[[Next Unit of Computing|NUC]] | ||
| + | *[[Intel Galileo|Galileo]] | ||
| + | *[[Intel Edison|Edison]] | ||
| + | *[[Intel Curie|Curie]] | ||
| − | |group2 = Discontinued | + | | group2 = Discontinued |
| list2 = | | list2 = | ||
| − | + | *[[Common Building Block]] | |
| − | + | *[[MultiProcessor Specification]] | |
| + | *[[Intel Communication Streaming Architecture]] | ||
| + | *[[Intel Inboard 386]] | ||
| + | *[[Intel Play]] | ||
| + | *[[MMC-1]] | ||
| + | *[[MMC-2]] | ||
| group3 = Current | | group3 = Current | ||
| − | | list3 = [[ | + | | list3 = |
| − | [[Platform Environment Control Interface]] | + | *[[Advanced Programmable Interrupt Controller]] |
| + | *[[CNVi]] | ||
| + | *[[Intel Turbo Boost]] | ||
| + | *[[Intel vPro|vPro]] | ||
| + | * [[Intel Secure Key]] | ||
| + | *[[Intel Management Engine]] | ||
| + | *[[Intel Active Management Technology|Active Management Technology]] | ||
| + | **[[Intel AMT versions|AMT versions]] | ||
| + | *[[High-bandwidth Digital Content Protection]] | ||
| + | *[[Intel High Definition Audio|High Definition Audio]] | ||
| + | *[[Intel Hub Architecture|Hub Architecture]] | ||
| + | *[[Intel Rapid Storage Technology|Rapid Storage Technology]] | ||
| + | *[[Enhanced SpeedStep]] | ||
| + | *[[Serial Digital Video Out]] | ||
| + | *[[Host Embedded Controller Interface]] | ||
| + | *[[Hyper-threading]] | ||
| + | *[[Omni-Path]] | ||
| + | *[[Platform Environment Control Interface]] | ||
| + | *[[Intel QuickPath Interconnect|QuickPath Interconnect]] | ||
| + | *[[Platform Controller Hub]] | ||
| + | *[[System Management Bus]] | ||
| + | *[[Thunderbolt (interface)|Thunderbolt]] | ||
| + | *[[Intel Ultra Path Interconnect|Ultra Path Interconnect]] | ||
| group4 = Upcoming | | group4 = Upcoming | ||
| − | | list4 = [[ | + | | list4 = |
| + | *[[Silicon Photonics Link]] | ||
| − | }}<noinclude> | + | }}<noinclude>{{Documentation|content= |
| + | ==See also== | ||
| + | *{{tl|Intel software}} | ||
| + | *{{tl|Intel processors}} | ||
| + | *{{tl|Intel processor roadmap}} | ||
| + | *{{tl|Intel CPU sockets}} | ||
| + | *{{tl|Intel controllers}} | ||
| − | [[Category: | + | [[Category:Computer hardware navigational boxes]] |
| − | [[Category:Intel| | + | [[Category:Intel|µ]] |
| − | + | }}</noinclude> | |
| − | </noinclude> | ||
Latest revision as of 15:37, 12 January 2020
See also
- {{Intel software}}
- {{Intel processors}}
- {{Intel processor roadmap}}
- {{Intel CPU sockets}}
- {{Intel controllers}}
| Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Subpages of this template. |