Difference between revisions of "Template:AMD APU features"

From blackwiki
Jump to navigation Jump to search
blackwiki>Tom.Reding
m (Enum authors)
Line 12: Line 12:
 
| {{rh}} | Die size (mm<sup>2</sup>) || 228 || colspan="2" | 246 || 245 || 244.62 || 250.04 || {{TBA}} || 75 (+ 28 [[List of AMD chipsets#Fusion controller hubs (FCH)|FCH]]) || colspan="2" | ~107 || {{TBA}} || 125
 
| {{rh}} | Die size (mm<sup>2</sup>) || 228 || colspan="2" | 246 || 245 || 244.62 || 250.04 || {{TBA}} || 75 (+ 28 [[List of AMD chipsets#Fusion controller hubs (FCH)|FCH]]) || colspan="2" | ~107 || {{TBA}} || 125
 
|-
 
|-
| {{rh}} | [[Template:AMD CPU sockets|Socket]] || [[Socket FM1|FM1]], [[Socket FS1|FS1]] || colspan="2" | [[Socket FM2|FM2]], [[Socket FS1r2|FS1+]], [[Socket FP2|FP2]] || [[Socket FM2+|FM2+]], [[Socket FP3|FP3]] || [[Socket FM2+|FM2+]], [[Socket FP4|FP4]] || [[Socket FP4|FP4]] || [[Socket AM4|AM4]], [[Socket FP5|FP5]] || [[Socket FT1|FT1]] || [[Socket AM1|AM1]], [[Socket FT3|FT3]] || [[Socket FT3b|FT3b]] || [[Socket FP4|FP4]] || FP4
+
| {{rh}} | [[Template:AMD CPU sockets|Socket]] || [[Socket FM1|FM1]], [[Socket FS1|FS1]] || colspan="2" | [[Socket FM2|FM2]], [[Socket FS1r2|FS1+]], [[Socket FP2|FP2]] || [[Socket FM2+|FM2+]], [[Socket FP3|FP3]] || [[Socket FM2+|FM2+]], [[Socket FP4|FP4]] || [[Socket AM4|AM4]] || [[Socket AM4|AM4]], [[Socket FP5|FP5]] || [[Socket FT1|FT1]] || [[Socket AM1|AM1]], [[Socket FT3|FT3]] || [[Socket FT3b|FT3b]] || [[Socket FP4|FP4]] || FP4
 
|-
 
|-
 
| {{rh}} | CPU architecture || [[AMD 10h]] || colspan="2" | [[Piledriver (microarchitecture)|Piledriver]] || [[Steamroller (microarchitecture)|Steamroller]] || colspan="2" | [[Excavator (microarchitecture)|Excavator]] || [[Zen (microarchitecture)|Zen]] || [[Bobcat (microarchitecture)|Bobcat]] || [[Jaguar (microarchitecture)|Jaguar]] || [[Puma (microarchitecture)|Puma]] || [[Puma+]]<ref>{{cite press |url=http://www.amd.com/en-us/press-releases/Pages/amd-mobile-carrizo-2014nov20.aspx |title=AMD Mobile “Carrizo” Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015 |date=2014-11-20 |accessdate=2015-02-16}}</ref> || [[Excavator (microarchitecture)|Excavator]]  
 
| {{rh}} | CPU architecture || [[AMD 10h]] || colspan="2" | [[Piledriver (microarchitecture)|Piledriver]] || [[Steamroller (microarchitecture)|Steamroller]] || colspan="2" | [[Excavator (microarchitecture)|Excavator]] || [[Zen (microarchitecture)|Zen]] || [[Bobcat (microarchitecture)|Bobcat]] || [[Jaguar (microarchitecture)|Jaguar]] || [[Puma (microarchitecture)|Puma]] || [[Puma+]]<ref>{{cite press |url=http://www.amd.com/en-us/press-releases/Pages/amd-mobile-carrizo-2014nov20.aspx |title=AMD Mobile “Carrizo” Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015 |date=2014-11-20 |accessdate=2015-02-16}}</ref> || [[Excavator (microarchitecture)|Excavator]]  

Revision as of 12:43, 11 January 2017

Features of AMD Accelerated Processing Units
Template:Rh | Brand Llano Trinity Richland Kaveri Carrizo Bristol Ridge Raven Ridge Desna, Ontario, Zacate Kabini, Temash Beema, Mullins Carrizo-L Stoney Ridge
Template:Rh | Platform Desktop, Mobile Mobile Desktop, Mobile Ultra-mobile
Template:Rh | Released Aug 2011 Oct 2012 Jun 2013 Jan 2014 Jun 2015 Jun 2016 May 2017 Jan 2011 May 2013 Q2 2014 May 2015 June 2016
Template:Rh | Fab. (nm) GlobalFoundries 32 SOI 28 14 TSMC 40 28
Template:Rh | Die size (mm2) 228 246 245 244.62 250.04 Template:TBA 75 (+ 28 FCH) ~107 Template:TBA 125
Template:Rh | Socket FM1, FS1 FM2, FS1+, FP2 FM2+, FP3 FM2+, FP4 AM4 AM4, FP5 FT1 AM1, FT3 FT3b FP4 FP4
Template:Rh | CPU architecture AMD 10h Piledriver Steamroller Excavator Zen Bobcat Jaguar Puma Puma+[1] Excavator
Template:Rh | Memory support DDR3-1866
DDR3-1600
DDR3-1333
DDR3-2133
DDR3-1866
DDR3-1600
DDR3-1333
DDR4-2400
DDR4-2133
DDR4-1866
DDR4-1600
DDR3L-1333
DDR3L-1066
DDR3L-1866
DDR3L-1600
DDR3L-1333
DDR3L-1066
DDR3L-1866
DDR3L-1600
DDR3L-1333
Up to
DDR4-2133
rowspan=3 Template:Rh | 3D engine[lower-alpha 1] TeraScale (VLIW5) TeraScale (VLIW4) GCN 2nd Gen (Mantle, HSA) GCN 3rd Gen (Mantle, HSA) GCN 4th Gen[2] (Mantle, HSA) TeraScale (VLIW5) GCN 2nd Gen GCN 3rd Gen[3]
Up to 400:20:8 Up to 384:24:6 Up to 512:32:8 Up to 768:48:12 80:8:4 128:8:4 Up to 192:?:?
IOMMUv1 IOMMUv2 IOMMUv1[4] Template:TBA Template:TBA
Template:Rh | Unified Video Decoder UVD 3 UVD 4.2 UVD 6 Template:TBA UVD 3 UVD 4 UVD 4.2 UVD 6 UVD 6.3
Template:Rh | Video Coding Engine Template:N/A VCE 1.0 VCE 2.0 VCE 3.1 Template:TBA Template:N/A VCE 2.0 VCE 3.1
Template:Rh | GPU power saving PowerPlay PowerTune Template:N/A PowerTune[5]
Template:Rh | Max. displays[lower-alpha 2] 2–3 2–4 2–4 3 4 Template:TBA 2 Template:TBA Template:TBA
Template:Rh | TrueAudio colspan="3" Template:N/A [7] colspan="4" Template:N/A[4] Template:TBA
Template:Rh | FreeSync colspan="3" Template:N/A colspan="4" Template:N/A Template:TBA
/drm/radeon[8][9] colspan="2" Template:N/A Template:N/A
/drm/amd/amdgpu[10] colspan="3" Template:N/A [11] Template:N/A [11]

Template:Noteslist

References

  1. "AMD Mobile "Carrizo" Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015" (Press release). 2014-11-20. Retrieved 2015-02-16.
  2. "AMD VEGA10 and VEGA11 GPUs spotted in OpenCL driver". VideoCardz.com. Retrieved 3 September 2016.
  3. "AMD VEGA10 and VEGA11 GPUs spotted in OpenCL driver". VideoCardz.com. Retrieved 3 September 2016.
  4. 4.0 4.1 Thomas De Maesschalck (2013-11-14). "AMD teases Mullins and Beema tablet/convertibles APU". Retrieved 2015-02-24.
  5. Tony Chen; Jason Greaves, "AMD's Graphics Core Next (GCN) Architecture" (PDF), AMD, retrieved 2016-08-13
  6. "How do I connect three or More Monitors to an AMD Radeon™ HD 5000, HD 6000, and HD 7000 Series Graphics Card?". AMD. Retrieved 2014-12-08.
  7. "A technical look at AMD's Kaveri architecture". Semi Accurate. Retrieved 6 July 2014.
  8. Airlie, David (2009-11-26). "DisplayPort supported by KMS driver mainlined into Linux kernel 2.6.33". Retrieved 2016-01-16.
  9. "Radeon feature matrix". freedesktop.org. Retrieved 2016-01-10.
  10. Deucher, Alexander (2015-09-16). "XDC2015: AMDGPU" (PDF). Retrieved 2016-01-16.
  11. 11.0 11.1 Michel Dänzer (2016-11-17). "[ANNOUNCE] xf86-video-amdgpu 1.2.0". lists.x.org.

See also


Cite error: <ref> tags exist for a group named "lower-alpha", but no corresponding <references group="lower-alpha"/> tag was found, or a closing </ref> is missing