Difference between revisions of "Template:AMD Epyc 3000 series"
Jump to navigation
Jump to search
(Add socket) |
blackwiki>Wikiinger (sorted from low to high end model) |
||
| Line 1: | Line 1: | ||
{{navbar|AMD Epyc Embedded|brackets=y|plain=y|style=position: relative; bottom: -11px;}} | {{navbar|AMD Epyc Embedded|brackets=y|plain=y|style=position: relative; bottom: -11px;}} | ||
| − | {|class="wikitable | + | {|class="wikitable" style="text-align: center;" |
| − | ! | + | ! rowspan=3 | Model |
| − | !rowspan= | + | ! rowspan=3 | [[Multi-core processor|Cores]]<br/>[[thread (computing)|(threads)]] |
| − | !colspan= | + | ! colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]]) |
| − | !colspan= | + | ! colspan=2 | [[Cache memory|Cache]] |
| − | ! | + | ! rowspan=3 | Memory Support |
| − | !rowspan= | + | ! rowspan=3 | [[Thermal design power|TDP]]<br/>([[Watt|W]]) |
| − | !rowspan= | + | ! rowspan=3 | Release<br/>date |
| − | |||
| − | |||
|- | |- | ||
| − | !rowspan= | + | ! rowspan=2 | Base |
| − | !colspan= | + | ! colspan=2 | Boost |
| − | !rowspan= | + | ! rowspan=2 | [[L2 cache|L2]]<br/>(kB) |
| − | !rowspan= | + | ! rowspan=2 | [[L3 cache|L3]]<br/>(MB) |
| − | |||
| − | |||
|- | |- | ||
! All Core | ! All Core | ||
! Max | ! Max | ||
|- | |- | ||
| − | + | | Epyc 3101 | |
| − | |2. | + | | {{nts|4}} (4) |
| + | | 2.1 || 2.9 || 2.9 | ||
| + | | 4 x 512||8 | ||
| + | | rowspan=2 |DDR4-2666<br/><small>2 Channels</small> | ||
| + | | 35 | ||
| + | | rowspan="8" |February 2018 | ||
|- | |- | ||
| − | | | + | | Epyc 3151 |
| + | | {{nts|4}} (8) | ||
| + | | 2.7 || 2.9 || 2.9 | ||
| + | | 4 x 512 | ||
| + | | 16 | ||
| + | | 45 | ||
|- | |- | ||
| − | | | + | | Epyc 3201 |
| + | | {{nts|8}} (8) | ||
| + | | 1.5 || 3.1 || 3.1 | ||
| + | | 8 x 512 | ||
| + | | rowspan=2 |16||DDR4-2133<br/><small>2 Channels</small> | ||
| + | | 30 | ||
|- | |- | ||
| − | | | + | | Epyc 3251 |
| + | | {{nts|8}} (16) | ||
| + | | 2.5 || 3.1 || 3.1 | ||
| + | | 8 x 512 | ||
| + | | DDR4-2666<br/><small>2 Channels</small> | ||
| + | | 50 | ||
|- | |- | ||
| − | | | + | | Epyc 3301 |
| + | | {{nts|12}} (12) | ||
| + | | 2.0 || 2.15 || 3.0 | ||
| + | | 12 x 512 | ||
| + | | rowspan=2 |32 | ||
| + | | rowspan="4" |DDR4-2666<br/><small>4 Channels</small> | ||
| + | | 65 | ||
|- | |- | ||
| − | | | + | | Epyc 3351 |
| + | | {{nts|12}} (24) | ||
| + | | 1.9 || 2.75 ||3.0 | ||
| + | | 12 x 512 | ||
| + | | 80 | ||
|- | |- | ||
| − | | | + | | Epyc 3401 |
| + | | {{nts|16}} (16) | ||
| + | | 1.85 || 2.25 || 3.0 | ||
| + | | 16 x 512 | ||
| + | | rowspan=2 |32 | ||
| + | | 85 | ||
|- | |- | ||
| − | | | + | | Epyc 3451 |
| + | | {{nts|16}} (32) | ||
| + | | 2.15 || 2.45 || 3.0 | ||
| + | | 16 x 512 | ||
| + | | 100 | ||
|- | |- | ||
|}<noinclude> | |}<noinclude> | ||
Revision as of 18:03, 21 April 2018
| Model | Cores (threads) |
Clock rate (GHz) | Cache | Memory Support | TDP (W) |
Release date | |||
|---|---|---|---|---|---|---|---|---|---|
| Base | Boost | L2 (kB) |
L3 (MB) | ||||||
| All Core | Max | ||||||||
| Epyc 3101 | Template:Nts (4) | 2.1 | 2.9 | 2.9 | 4 x 512 | 8 | DDR4-2666 2 Channels |
35 | February 2018 |
| Epyc 3151 | Template:Nts (8) | 2.7 | 2.9 | 2.9 | 4 x 512 | 16 | 45 | ||
| Epyc 3201 | Template:Nts (8) | 1.5 | 3.1 | 3.1 | 8 x 512 | 16 | DDR4-2133 2 Channels |
30 | |
| Epyc 3251 | Template:Nts (16) | 2.5 | 3.1 | 3.1 | 8 x 512 | DDR4-2666 2 Channels |
50 | ||
| Epyc 3301 | Template:Nts (12) | 2.0 | 2.15 | 3.0 | 12 x 512 | 32 | DDR4-2666 4 Channels |
65 | |
| Epyc 3351 | Template:Nts (24) | 1.9 | 2.75 | 3.0 | 12 x 512 | 80 | |||
| Epyc 3401 | Template:Nts (16) | 1.85 | 2.25 | 3.0 | 16 x 512 | 32 | 85 | ||
| Epyc 3451 | Template:Nts (32) | 2.15 | 2.45 | 3.0 | 16 x 512 | 100 | |||