Difference between revisions of "Template:AMD Radeon Pro 500 series"

From blackwiki
Jump to navigation Jump to search
(Processing Power -> Processing power)
blackwiki>Wikiinger
(Streamlined Core, Memory columns, nicer Boost values, removed API columns)
Line 4: Line 4:
 
! rowspan=2 | Launch
 
! rowspan=2 | Launch
 
! rowspan=2 | [[Microarchitecture|Architecture]]<br />([[Semiconductor device fabrication|Fab]])
 
! rowspan=2 | [[Microarchitecture|Architecture]]<br />([[Semiconductor device fabrication|Fab]])
−
! rowspan=2 | Transistors
+
! rowspan=2 | Transistors<br />Die Size
−
! rowspan=2 | Core config{{efn|name="cconfig"}}
+
! colspan=2 | Core
−
! colspan=2 | Clock rate
+
! colspan=2 | [[Fillrate]]{{efn|name="boost"}}{{efn|name="texture fill"}}{{efn|name="pixel fill"}}
−
! colspan=2 | [[Fillrate]]{{efn|name="pixel fill"}}{{efn|name="texture fill"}}
+
! colspan=2 | Processing power{{efn|name="boost"}}{{efn|name="FLOPS"}}<br />([[GFLOPS]])
 
! colspan=4 | Memory
 
! colspan=4 | Memory
−
! colspan=3 | Processing power{{efn|name="FLOPS"}}<br />([[GFLOPS]])
+
! rowspan=2 | TBP ([[Watt|W]])
−
! rowspan=2 | [[Thermal Design Power|TDP]] ([[Watt|Watts]])
+
! rowspan=2 | Bus interface
−
! colspan=4 | [[Application programming interface|API]] support (version)
+
! rowspan=2 | Release Price (USD)
 
|-
 
|-
−
! Core ([[Hertz|MHz]])<br/>(Boost)
+
! Config{{efn|name="cconfig"}}
−
! Memory ([[Transfer (computing)|MT/s]])
+
! Clock{{efn|name="boost"}} ([[Hertz|MHz]])
−
! Pixel ([[Pixel|GP]]/s)<br>(Boost)
+
! Texture ([[Texel (graphics)|GT]]/s)
−
! Texture ([[Texel (graphics)|GT]]/s)<br>(Boost)
+
! Pixel ([[Pixel|GP]]/s)
 +
! [[Single precision floating-point format|Single]]
 +
! [[Double precision floating-point format|Double]]
 +
! Bus&nbsp;type&nbsp;&<br />width ([[bit]])
 
! Size ([[Gibibyte|GiB]])
 
! Size ([[Gibibyte|GiB]])
−
! Bus type
+
! Clock ([[Transfer (computing)|MT/s]])
−
! Bus width ([[bit]])
+
! Band-<br />width ([[Gigabyte|GB]]/s)
−
! Bandwidth ([[Gigabyte|GB]]/s)
 
−
! [[Single precision floating-point format|Single]]<br>(Boost)
 
−
! [[Double precision floating-point format|Double]]<br>(Boost)
 
−
! [[Half-precision floating-point format|Half]]<br>(Boost)
 
−
! [[Direct3D]]
 
−
! [[OpenGL]]
 
−
! [[OpenCL]]
 
−
! [[Vulkan (API)|Vulkan]]
 
 
|-
 
|-
 
! {{rh}} | {{anchor|Radeon Pro 555}}Radeon Pro<br>555<br>(Polaris 21)<ref name='radeon_pro_500'>{{cite web|title=Introducing Radeon Pro|url=http://creators.radeon.com/radeon-pro//|website=radeon.com|accessdate=6 June 2017}}</ref><ref name='tr_imac'>{{cite news|last1=Kampman|first1=Jeff|title=iMacs and MacBook Pros take a dip in Kaby Lake|url=https://techreport.com/news/32044/imacs-and-macbook-pros-take-a-dip-in-kaby-lake|accessdate=6 June 2017|publisher=Tech Report|date=5 June 2017}}</ref><ref name="TR_polaris">{{cite news|last1=Manion|first1=Wayne|title=AMD spills the beans on Radeon Pro chips inside the new Macs|url=https://techreport.com/news/32049/amd-spills-the-beans-on-radeon-pro-chips-inside-the-new-macs|accessdate=6 June 2017|publisher=Tech Report|date=6 June 2017}}</ref>
 
! {{rh}} | {{anchor|Radeon Pro 555}}Radeon Pro<br>555<br>(Polaris 21)<ref name='radeon_pro_500'>{{cite web|title=Introducing Radeon Pro|url=http://creators.radeon.com/radeon-pro//|website=radeon.com|accessdate=6 June 2017}}</ref><ref name='tr_imac'>{{cite news|last1=Kampman|first1=Jeff|title=iMacs and MacBook Pros take a dip in Kaby Lake|url=https://techreport.com/news/32044/imacs-and-macbook-pros-take-a-dip-in-kaby-lake|accessdate=6 June 2017|publisher=Tech Report|date=5 June 2017}}</ref><ref name="TR_polaris">{{cite news|last1=Manion|first1=Wayne|title=AMD spills the beans on Radeon Pro chips inside the new Macs|url=https://techreport.com/news/32049/amd-spills-the-beans-on-radeon-pro-chips-inside-the-new-macs|accessdate=6 June 2017|publisher=Tech Report|date=6 June 2017}}</ref>
 
| {{dts|2017|06|06|format=my|nowrap=off}}
 
| {{dts|2017|06|06|format=my|nowrap=off}}
−
| [[Graphics Core Next#fourth|GCN 4<sup>th</sup> gen]]<ref name='polaris'>http://pro.radeon.com/en-us/pro-500-series-for-updated-imac/</ref>
+
| rowspan=5 | [[Graphics Core Next#fourth|GCN 4<sup>th</sup> gen]]<br />(14 nm)
 
| {{unk}}
 
| {{unk}}
−
| 768:?:? (12)
+
| 768:?:?
 
| ?<br>850
 
| ?<br>850
−
| 5000
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 +
| 1300<br />
 +
| {{unk}}
 +
| GDDR5<br />128
 
| 2
 
| 2
−
| GDDR5
+
| 5000
−
| 128
 
 
| 81
 
| 81
−
| 1300<br/>
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
 
| {{unk}}
 
| {{unk}}
 +
| rowspan=5 | PCIe 3.0 ×16
 
| {{unk}}
 
| {{unk}}
 
|-
 
|-
 
! {{rh}} | {{anchor|Radeon Pro 560}}Radeon Pro<br>560<br>(Polaris 11)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
! {{rh}} | {{anchor|Radeon Pro 560}}Radeon Pro<br>560<br>(Polaris 11)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
| {{dts|2017|06|06|format=my|nowrap=off}}
 
| {{dts|2017|06|06|format=my|nowrap=off}}
−
| [[Graphics Core Next#fourth|GCN 4<sup>th</sup> gen]]<ref name='polaris' />
 
 
| {{unk}}
 
| {{unk}}
−
| 1024:?:? (16)
+
| 1024:?:?
 
| ?<br>925
 
| ?<br>925
−
| 5000
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 +
| 1900<br />
 +
| {{unk}}
 +
| GDDR5<br />128
 
| 4
 
| 4
−
| GDDR5
+
| 5000
−
| 128
 
 
| 81
 
| 81
−
| 1900<br/>
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
Line 75: Line 60:
 
! {{rh}} | {{anchor|Radeon Pro 570}}Radeon Pro<br>570<br>(Polaris 20)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
! {{rh}} | {{anchor|Radeon Pro 570}}Radeon Pro<br>570<br>(Polaris 20)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
| {{dts|2017|06|06|format=my|nowrap=off}}
 
| {{dts|2017|06|06|format=my|nowrap=off}}
−
| [[Graphics Core Next#fourth|GCN 4<sup>th</sup> gen]]<ref name='polaris' />
 
 
| {{unk}}
 
| {{unk}}
−
| 1792:?:? (28)
+
| 1792:?:?
 
| ?<br>1000
 
| ?<br>1000
−
| 6800
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 +
| 3600<br />
 +
| {{unk}}
 +
| GDDR5<br />256
 
| 4
 
| 4
−
| GDDR5
+
| 6800
−
| 256
 
 
| 217
 
| 217
−
| 3600<br/>
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
Line 97: Line 76:
 
! {{rh}} | {{anchor|Radeon Pro 575}}Radeon Pro<br>575<br>(Polaris 20)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
! {{rh}} | {{anchor|Radeon Pro 575}}Radeon Pro<br>575<br>(Polaris 20)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
| {{dts|2017|06|06|format=my|nowrap=off}}
 
| {{dts|2017|06|06|format=my|nowrap=off}}
−
| [[Graphics Core Next#fourth|GCN 4<sup>th</sup> gen]]<ref name='polaris' />
 
 
| {{unk}}
 
| {{unk}}
−
| 2048:?:? (32)
+
| 2048:?:?
 
|  ?<br>1100
 
|  ?<br>1100
−
| 6800
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 +
| 4500<br />
 +
| {{unk}}
 +
| GDDR5<br />256
 
| 4
 
| 4
−
| GDDR5
+
| 6800
−
| 256
 
 
| 217
 
| 217
−
| 4500<br/>
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
Line 119: Line 92:
 
! {{rh}} | {{anchor|Radeon Pro 580}}Radeon Pro<br>580<br>(Polaris 20)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
! {{rh}} | {{anchor|Radeon Pro 580}}Radeon Pro<br>580<br>(Polaris 20)<ref name='radeon_pro_500' /><ref name='tr_imac' /><ref name="TR_polaris" />
 
| {{dts|2017|06|06|format=my|nowrap=off}}
 
| {{dts|2017|06|06|format=my|nowrap=off}}
−
| [[Graphics Core Next#fourth|GCN 4<sup>th</sup> gen]]<ref name='polaris' />
 
 
| {{unk}}
 
| {{unk}}
−
| 2304:?:? (36)
+
| 2304:?:?
 
|  ?<br>1200
 
|  ?<br>1200
−
| 6800
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 +
| 5500<br />
 +
| {{unk}}
 +
| GDDR5<br />256
 
| 8
 
| 8
−
| GDDR5
+
| 6800
−
| 256
 
 
| 217
 
| 217
−
| 5500<br/>
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
−
| {{unk}}
 
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
| {{unk}}
 
|}
 
|}
 +
 
{{notelist|refs=
 
{{notelist|refs=
−
{{efn|name="cconfig"|[[Unified shader model|Single-precision shader processors]] : [[Texture mapping unit|Texture Mapping Units]] : [[Render output unit|Render Output Units]] ([[Graphics Core Next#Compute Units|Compute Units]])}}
+
{{efn|name="boost"|Boost values (if available) are stated below the base value in ''italic''.}}
−
{{efn|name="pixel fill"|Pixel fillrate is calculated as the number of '''ROP'''s multiplied by the base (or boost) core clock speed.}}
+
{{efn|name="cconfig"|[[Unified shader model|Unified Shaders]] : [[Texture mapping unit|Texture Mapping Units]] : [[Render output unit|Render Output Units]]}}
−
{{efn|name="texture fill"|Texture fillrate is calculated as the number of '''TMU'''s multiplied by the base (or boost) core clock speed.}}
+
{{efn|name="texture fill"|Texture fillrate is calculated as the number of '''Texture Mapping Units''' multiplied by the base (or boost) core clock speed.}}
−
{{efn|name="FLOPS"|Single precision performance is calculated from the base (or boost) core clock speed based on a [[Multiply–accumulate operation#Fused multiply–add|FMA]] operation.}}
+
{{efn|name="pixel fill"|Pixel fillrate is calculated as the number of '''Render Output Units''' multiplied by the base (or boost) core clock speed.}}
−
}}<noinclude>
+
{{efn|name="FLOPS"|Precision performance is calculated from the base (or boost) core clock speed based on a [[Multiply–accumulate operation#Fused multiply–add|FMA]] operation.}}
 +
}}
  
 
<noinclude>
 
<noinclude>
 
{{Template reference list}}
 
{{Template reference list}}
 
[[Category:Advanced Micro Devices products]]</noinclude>
 
[[Category:Advanced Micro Devices products]]</noinclude>

Revision as of 22:06, 16 August 2017

Model
(Codename) 		Launch Architecture
(Fab) 		Transistors
Die Size 		Core Fillrate[lower-alpha 1][lower-alpha 2][lower-alpha 3] Processing power[lower-alpha 1][lower-alpha 4]
(GFLOPS) 		Memory TBP (W) Bus interface Release Price (USD)
Config[lower-alpha 5] Clock[lower-alpha 1] (MHz) Texture (GT/s) Pixel (GP/s) Single Double Bus type &
width (bit) 		Size (GiB) Clock (MT/s) Band-
width (GB/s)
Template:Rh | Radeon Pro
555
(Polaris 21)[1][2][3] 		June 2017 GCN 4th gen
(14 nm) 		Template:Unk 768:?:? ?
850 		Template:Unk Template:Unk 1300
 Template:Unk GDDR5
128 		2 5000 81 Template:Unk PCIe 3.0 ×16 Template:Unk
Template:Rh | Radeon Pro
560
(Polaris 11)[1][2][3] 		June 2017 Template:Unk 1024:?:? ?
925 		Template:Unk Template:Unk 1900
 Template:Unk GDDR5
128 		4 5000 81 Template:Unk Template:Unk
Template:Rh | Radeon Pro
570
(Polaris 20)[1][2][3] 		June 2017 Template:Unk 1792:?:? ?
1000 		Template:Unk Template:Unk 3600
 Template:Unk GDDR5
256 		4 6800 217 Template:Unk Template:Unk
Template:Rh | Radeon Pro
575
(Polaris 20)[1][2][3] 		June 2017 Template:Unk 2048:?:? ?
1100 		Template:Unk Template:Unk 4500
 Template:Unk GDDR5
256 		4 6800 217 Template:Unk Template:Unk
Template:Rh | Radeon Pro
580
(Polaris 20)[1][2][3] 		June 2017 Template:Unk 2304:?:? ?
1200 		Template:Unk Template:Unk 5500
 Template:Unk GDDR5
256 		8 6800 217 Template:Unk Template:Unk
  1. ↑ 1.0 1.1 1.2 Boost values (if available) are stated below the base value in italic.
  2. ↑ Texture fillrate is calculated as the number of Texture Mapping Units multiplied by the base (or boost) core clock speed.
  3. ↑ Pixel fillrate is calculated as the number of Render Output Units multiplied by the base (or boost) core clock speed.
  4. ↑ Precision performance is calculated from the base (or boost) core clock speed based on a FMA operation.
  5. ↑ Unified Shaders : Texture Mapping Units : Render Output Units


References

These references will appear in the article, but this list appears only on this page.
  1. ↑ 1.0 1.1 1.2 1.3 1.4 "Introducing Radeon Pro". radeon.com. Retrieved 6 June 2017.
  2. ↑ 2.0 2.1 2.2 2.3 2.4 Kampman, Jeff (5 June 2017). "iMacs and MacBook Pros take a dip in Kaby Lake". Tech Report. Retrieved 6 June 2017.
  3. ↑ 3.0 3.1 3.2 3.3 3.4 Manion, Wayne (6 June 2017). "AMD spills the beans on Radeon Pro chips inside the new Macs". Tech Report. Retrieved 6 June 2017.
Retrieved from "https://blackwiki.org/index.php?title=Template:AMD_Radeon_Pro_500_series&oldid=1590396"