Difference between revisions of "Template:Computer architecture bit widths"
Jump to navigation
Jump to search
Template documentation
imported>Yevrowl m (45-bit computing) |
imported>Comp.arch (There wasn't ever 2-bit as far as I know. Only 2-bit bit slicing to make 2n CPUs for n>1 and also 4n and 8n. And now again 4n for quantum computers so still relevant. 2-bit redirected to it, implying 2-bit existed or only 2-bit bit-slicing.) |
||
| Line 8: | Line 8: | ||
| content1 = {{hlist | | content1 = {{hlist | ||
| [[1-bit computing|1]] | | [[1-bit computing|1]] | ||
| − | |||
| [[4-bit computing|4]] | | [[4-bit computing|4]] | ||
| [[8-bit computing|8]] | | [[8-bit computing|8]] | ||
| Line 27: | Line 26: | ||
| [[256-bit computing|256]] | | [[256-bit computing|256]] | ||
| [[512-bit computing|512]] | | [[512-bit computing|512]] | ||
| + | | [[bit slicing]] | ||
}} | }} | ||
Revision as of 19:21, 22 March 2020
| Computer architecture bit widths |
|---|
| Bit |
| Application |
| Binary floating-point precision |
| Decimal floating-point precision |
See also
- {{Computer bus}}
- {{Parallel computing}}
- {{CPU technologies}}
- {{Floating-point}}
| Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Subpages of this template. |