Difference between revisions of "Template:Computer architecture bit widths"
Jump to navigation
Jump to search
Template documentation
imported>Comp.arch (There wasn't ever 2-bit as far as I know. Only 2-bit bit slicing to make 2n CPUs for n>1 and also 4n and 8n. And now again 4n for quantum computers so still relevant. 2-bit redirected to it, implying 2-bit existed or only 2-bit bit-slicing.) |
imported>Chatul (30 bit, e.g., UNIVAC 490) |
||
| Line 16: | Line 16: | ||
| [[26-bit computing|26]] | | [[26-bit computing|26]] | ||
| [[28-bit computing|28]] | | [[28-bit computing|28]] | ||
| + | | 30 | ||
| [[31-bit computing|31]] | | [[31-bit computing|31]] | ||
| [[32-bit computing|32]] | | [[32-bit computing|32]] | ||
Revision as of 11:29, 31 May 2020
| Computer architecture bit widths |
|---|
| Bit |
| Application |
| Binary floating-point precision |
| Decimal floating-point precision |
See also
- {{Computer bus}}
- {{Parallel computing}}
- {{CPU technologies}}
- {{Floating-point}}
| Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Subpages of this template. |