Difference between revisions of "Template:AMD Epyc 7002 series"
Jump to navigation
Jump to search
(Save space) |
(Normalize) |
||
| Line 12: | Line 12: | ||
! rowspan="3" |[[Multi-core processor|Cores]]/[[Floating-point unit|FPUs]]<br />([[thread (computing)|threads]]) | ! rowspan="3" |[[Multi-core processor|Cores]]/[[Floating-point unit|FPUs]]<br />([[thread (computing)|threads]]) | ||
! colspan="3" |Clock rate (GHz) | ! colspan="3" |Clock rate (GHz) | ||
| − | ! colspan=" | + | ! colspan=3 | [[Cache memory|Cache]]{{efn|name="kib"|AMD in its technical documentation uses KB, which it defines as Kilobyte and as equal to 1024 bytes, and MB, which it defines as Megabyte and as equal to 1024 KB.<ref name="AMD_54945">{{cite web |url=http://developer.amd.com/wordpress/media/2017/11/54945_PPR_Family_17h_Models_00h-0Fh.pdf |format=PDF |title=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors |work=AMD Technical Documentation |location=AMD Developer Central |publisher=Advanced Micro Devices, Inc. |date=2017-04-15 |page=25 |accessdate=2019-11-01 }}</ref>}} |
! rowspan="3" |[[Thermal design power|TDP]] | ! rowspan="3" |[[Thermal design power|TDP]] | ||
! rowspan="3" |Release<br />price<br />(USD) | ! rowspan="3" |Release<br />price<br />(USD) | ||
| Line 18: | Line 18: | ||
! rowspan="2" |Base | ! rowspan="2" |Base | ||
! colspan="2" |Boost | ! colspan="2" |Boost | ||
| − | ! rowspan="2" |L2<br />(KiB) | + | ! rowspan="2" | [[L1_cache|L1]]<br />(KiB) |
| − | ! rowspan="2" |L3<br />(MiB) | + | ! rowspan="2" | [[L2_cache|L2]]<br />(KiB) |
| + | ! rowspan="2" | [[L3_cache|L3]]<br />(MiB) | ||
|- | |- | ||
!All-core | !All-core | ||
| Line 31: | Line 32: | ||
| | | | ||
|3.2 | |3.2 | ||
| − | | | + | | rowspan="20" | 32 KiB inst.<br />32 KiB data<br />per core |
| + | | rowspan="20" | 512 KiB<br />per core | ||
|32 | |32 | ||
|120 W | |120 W | ||
| Line 41: | Line 43: | ||
| | | | ||
|3.3 | |3.3 | ||
| − | |||
| rowspan="3" |128 | | rowspan="3" |128 | ||
|155 W | |155 W | ||
| Line 51: | Line 52: | ||
| | | | ||
|3.35 | |3.35 | ||
| − | |||
| rowspan="2" |180 W | | rowspan="2" |180 W | ||
|$1250 | |$1250 | ||
| Line 60: | Line 60: | ||
| | | | ||
|3.35 | |3.35 | ||
| − | |||
|$2300 | |$2300 | ||
|- | |- | ||
| Line 68: | Line 67: | ||
| | | | ||
|3.35 | |3.35 | ||
| − | |||
|256 | |256 | ||
|200 W | |200 W | ||
| Line 79: | Line 77: | ||
| | | | ||
|3.2 | |3.2 | ||
| − | |||
|64 | |64 | ||
|120 W | |120 W | ||
| Line 97: | Line 94: | ||
| | | | ||
|3.2 | |3.2 | ||
| − | |||
| rowspan="2" |64 | | rowspan="2" |64 | ||
| rowspan="2" |120 W | | rowspan="2" |120 W | ||
| Line 107: | Line 103: | ||
| | | | ||
|3.2 | |3.2 | ||
| − | |||
|$650 | |$650 | ||
|- | |- | ||
| Line 123: | Line 118: | ||
| | | | ||
|3.2 | |3.2 | ||
| − | |||
|$1350 | |$1350 | ||
|- | |- | ||
| Line 138: | Line 132: | ||
| | | | ||
|3.35 | |3.35 | ||
| − | |||
|155 W | |155 W | ||
|$2025 | |$2025 | ||
| Line 161: | Line 154: | ||
| | | | ||
|3.3 | |3.3 | ||
| − | |||
|192 | |192 | ||
|200 W | |200 W | ||
| Line 179: | Line 171: | ||
| | | | ||
|3.35 | |3.35 | ||
| − | |||
|200 W | |200 W | ||
|$6450 | |$6450 | ||
| Line 198: | Line 189: | ||
|} | |} | ||
{{navbar|AMD Epyc 7002 series|mini=y|plain=y|style=float: right;position: relative;top: -15px;right: 5px;}} | {{navbar|AMD Epyc 7002 series|mini=y|plain=y|style=float: right;position: relative;top: -15px;right: 5px;}} | ||
| + | {{notelist}} | ||
<noinclude> | <noinclude> | ||
[[Category:Computer hardware templates]] | [[Category:Computer hardware templates]] | ||
Revision as of 00:08, 4 February 2020
Template:Vedit notice Common features of these CPUs:
- The number of PCI-E lanes: 128
- Socket: SP3
- Release date: August 7, 2019 except EPYC 7H12 which was released on September 18, 2019
- Memory support: eight-channel DDR4-3200
| Model | Fab | Socket configu- ration |
Cores/FPUs (threads) |
Clock rate (GHz) | Cache[lower-alpha 1] | TDP | Release price (USD) | ||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Base | Boost | L1 (KiB) |
L2 (KiB) |
L3 (MiB) | |||||||
| All-core | Max | ||||||||||
| EPYC 7232P | 7nm | 1P | 8 (16) | 3.1 | 3.2 | 32 KiB inst. 32 KiB data per core |
512 KiB per core |
32 | 120 W | $450 | |
| EPYC 7302P | 16 (32) | 3 | 3.3 | 128 | 155 W | $825 | |||||
| EPYC 7402P | 24 (48) | 2.8 | 3.35 | 180 W | $1250 | ||||||
| EPYC 7502P | 32 (64) | 2.5 | 3.35 | $2300 | |||||||
| EPYC 7702P | 64 (128) | 2 | 3.35 | 256 | 200 W | $4425 | |||||
| EPYC 7252 | 2P | 8 (16) | 3.1 | 3.2 | 64 | 120 W | $475 | ||||
| EPYC 7262 | 3.2 | 3.4 | 128 | 155 W | $575 | ||||||
| EPYC 7272 | 12 (24) | 2.9 | 3.2 | 64 | 120 W | $625 | |||||
| EPYC 7282 | 16 (32) | 2.8 | 3.2 | $650 | |||||||
| EPYC 7302 | 3 | 3.3 | 128 | 155 W | $978 | ||||||
| EPYC 7352 | 24 (48) | 2.3 | 3.2 | $1350 | |||||||
| EPYC 7402 | 2.8 | 3.35 | 180 W | $1783 | |||||||
| EPYC 7452 | 32 (64) | 2.35 | 3.35 | 155 W | $2025 | ||||||
| EPYC 7502 | 2.5 | 3.35 | 180 W | $2600 | |||||||
| EPYC 7542 | 2.9 | 3.4 | 225 W | $3400 | |||||||
| EPYC 7552 | 48 (96) | 2.2 | 3.3 | 192 | 200 W | $4025 | |||||
| EPYC 7642 | 2.3 | 3.3 | 256 | 225 W | $4775 | ||||||
| EPYC 7702 | 64 (128) | 2 | 3.35 | 200 W | $6450 | ||||||
| EPYC 7742 | 2.25 | 3.4 | 225 W | $6950 | |||||||
| EPYC 7H12 | 2.6 | 3.3 | 280 W | ||||||||
- ↑ "Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors" (PDF). AMD Technical Documentation. AMD Developer Central: Advanced Micro Devices, Inc. 2017-04-15. p. 25. Retrieved 2019-11-01.