Difference between revisions of "Template:AMD R1000 series"

From blackwiki
Jump to navigation Jump to search
(Move column)
blackwiki>Wikiinger
m (fixed Col)
Line 1: Line 1:
{|class="wikitable sortable" style="text-align:center;"
+
{|class="wikitable" style="text-align:center;"
 
!rowspan=3 | Model
 
!rowspan=3 | Model
 
!rowspan=3 | Release<br />date
 
!rowspan=3 | Release<br />date
! rowspan="3" |Fab
 
! rowspan="3" |Socket
 
 
!colspan=7 | CPU
 
!colspan=7 | CPU
 
!colspan=4 | GPU
 
!colspan=4 | GPU
 
!rowspan=3 | [[Memory controller|Memory<br />support]]
 
!rowspan=3 | [[Memory controller|Memory<br />support]]
! rowspan="3" |[[Ethernet]]
 
 
!rowspan=3 | [[Thermal design power|TDP]]
 
!rowspan=3 | [[Thermal design power|TDP]]
!rowspan=3 | [[Junction temperature]] (°C)
 
 
|-
 
|-
!rowspan=2 | [[Multi-core processor|Cores]]/[[Floating-point unit|FPUs]]<br />([[thread (computing)|threads]])
+
!rowspan=2 | [[Multi-core processor|Cores]]<br />([[thread (computing)|threads]])
 
!colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]])
 
!colspan=3 | [[Clock rate]] ([[Gigahertz|GHz]])
 
!colspan=3 | [[Cache memory|Cache]]{{efn|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.<ref name="AMD_programming_guide">{{cite web|title=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|url=https://support.amd.com/TechDocs/54945_PPR_Family_17h_Models_00h-0Fh.pdf|website=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|publisher=AMD|accessdate=14 July 2017}}</ref>}}
 
!colspan=3 | [[Cache memory|Cache]]{{efn|AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.<ref name="AMD_programming_guide">{{cite web|title=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|url=https://support.amd.com/TechDocs/54945_PPR_Family_17h_Models_00h-0Fh.pdf|website=Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors|publisher=AMD|accessdate=14 July 2017}}</ref>}}
Line 28: Line 24:
 
! style="text-align:left;" | R1102G
 
! style="text-align:left;" | R1102G
 
| rowspan = 2 | February 25, 2020
 
| rowspan = 2 | February 25, 2020
| rowspan="4" |14nm
 
| rowspan="4" |FP5
 
 
| 2 (2)
 
| 2 (2)
 
| 1.2
 
| 1.2
Line 42: Line 36:
 
| rowspan = 3 | 384
 
| rowspan = 3 | 384
 
| DDR4-2400 <small><br />single-channel</small>
 
| DDR4-2400 <small><br />single-channel</small>
| rowspan="4" | 2&nbsp;× 10GbE
 
 
| 6 W
 
| 6 W
| rowspan=4 | 0-105
 
 
|-  
 
|-  
 
! style="text-align:left;" | R1305G
 
! style="text-align:left;" | R1305G

Revision as of 16:51, 8 March 2020

Model Release
date
CPU GPU Memory
support
TDP
Cores
(threads)
Clock rate (GHz) Cache[lower-alpha 1] Model Config[lower-alpha 2] Clock Processing
power
(GFLOPS)[lower-alpha 3]
Base Boost XFR L1 L2 L3
R1102G February 25, 2020 2 (2) 1.2 2.6 Template:Unk 64 KB inst.
32 KB data
per core
512 KB
per core
4 MB RX Vega 3 192:12:4
3 CU
1000 MHz 384 DDR4-2400
single-channel
6 W
R1305G 2 (4) 1.5 2.8 Template:Unk DDR4-2400
dual-channel
8-10 W
R1505G April 16, 2019 2.4 3.3 Template:Unk 12–25 W
R1606G 2.6 3.5 Template:Unk 1200 MHz 460.8
  1. AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.[1]
  2. Unified Shaders : Texture Mapping Units : Render Output Units and Compute Units (CU)
  3. Single-precision performance is calculated from the base (or boost) core clock speed based on a FMA operation.

References

  1. "Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors" (PDF). Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors. AMD. Retrieved 14 July 2017.