Difference between revisions of "Template:AMD R1000 series"

From blackwiki
Jump to navigation Jump to search
blackwiki>Wikiinger
m (style)
Line 2: Line 2:
 
!rowspan=3 | Model
 
!rowspan=3 | Model
 
!rowspan=3 | Release<br />date
 
!rowspan=3 | Release<br />date
!rowspan=3 |Fab
 
 
!colspan=7 | CPU
 
!colspan=7 | CPU
 
!colspan=4 | GPU
 
!colspan=4 | GPU
 
!rowspan=3 | [[Memory controller|Memory<br />support]]
 
!rowspan=3 | [[Memory controller|Memory<br />support]]
!rowspan=3 |[[Ethernet]]
 
 
!rowspan=3 | [[Thermal design power|TDP]]
 
!rowspan=3 | [[Thermal design power|TDP]]
!rowspan=3 | [[Junction temperature]] (°C)
 
 
|-
 
|-
 
!rowspan=2 | [[Multi-core processor|Cores]]<br />([[thread (computing)|threads]])
 
!rowspan=2 | [[Multi-core processor|Cores]]<br />([[thread (computing)|threads]])
Line 27: Line 24:
 
! style="text-align:left;" | R1102G
 
! style="text-align:left;" | R1102G
 
| rowspan=2 | February 25, 2020
 
| rowspan=2 | February 25, 2020
| rowspan=4 |14nm
 
 
| 2 (2)
 
| 2 (2)
 
| 1.2
 
| 1.2
 
| 2.6
 
| 2.6
 
| {{unk}}
 
| {{unk}}
| rowspan = 4 | 64 KB inst.<br />32 KB data<br />per core
+
| rowspan = 4 | 64&nbsp;KB inst.<br />32 KB data<br /><small>per core<small>
| rowspan = 4 | 512 KB<br /> per core
+
| rowspan = 4 | 512&nbsp;KB<br /><small>per core<small>
| rowspan = 4 | 4 MB
+
| rowspan = 4 | 4&nbsp;MB
 
| rowspan = 4 | RX Vega 3
 
| rowspan = 4 | RX Vega 3
 
| rowspan = 4 | 192:12:4<br />3 CU
 
| rowspan = 4 | 192:12:4<br />3 CU
 
| rowspan = 3 | 1000 MHz
 
| rowspan = 3 | 1000 MHz
 
| rowspan = 3 | 384
 
| rowspan = 3 | 384
| DDR4-2400 <small><br />single-channel</small>
+
| DDR4-2400<br /><small>single-channel</small>
| rowspan=4 | 2&nbsp;× 10GbE
 
 
| 6 W
 
| 6 W
| rowspan=4 | 0-105
 
 
|-  
 
|-  
 
! style="text-align:left;" | R1305G
 
! style="text-align:left;" | R1305G
| rowspan=3 |2 (4)
+
| rowspan=3 | 2 (4)
 
| 1.5
 
| 1.5
 
| 2.8
 
| 2.8
 
| {{unk}}
 
| {{unk}}
| rowspan=3 |DDR4-2400 <small><br />[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
+
| rowspan=3 | DDR4-2400<br /><small>[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
| 8-10 W
+
| 8-10&nbsp;W
 
|-  
 
|-  
 
! style="text-align:left;" | R1505G
 
! style="text-align:left;" | R1505G
Line 57: Line 51:
 
| 3.3
 
| 3.3
 
| {{unk}}
 
| {{unk}}
| rowspan=2 | 12–25 W
+
| rowspan=2 | 12–25&nbsp;W
 
|-  
 
|-  
 
! style="text-align:left;" | R1606G
 
! style="text-align:left;" | R1606G

Revision as of 09:20, 24 March 2020

Model Release
date
CPU GPU Memory
support
TDP
Cores
(threads)
Clock rate (GHz) Cache[lower-roman 1] Model Config[lower-roman 2] Clock Processing
power
(GFLOPS)[lower-roman 3]
Base Boost XFR L1 L2 L3
R1102G February 25, 2020 2 (2) 1.2 2.6 Template:Unk 64 KB inst.
32 KB data
per core
512 KB
per core
4 MB RX Vega 3 192:12:4
3 CU
1000 MHz 384 DDR4-2400
single-channel
6 W
R1305G 2 (4) 1.5 2.8 Template:Unk DDR4-2400
dual-channel
8-10 W
R1505G April 16, 2019 2.4 3.3 Template:Unk 12–25 W
R1606G 2.6 3.5 Template:Unk 1200 MHz 460.8

Template:Notelist-lr

References

  1. "Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors" (PDF). Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors. AMD. Retrieved 14 July 2017.


Cite error: <ref> tags exist for a group named "lower-roman", but no corresponding <references group="lower-roman"/> tag was found, or a closing </ref> is missing