Difference between revisions of "Template:AMD V1000 series"

From blackwiki
Jump to navigation Jump to search
(Add models)
(Move column)
Line 6: Line 6:
 
!colspan=4 | GPU
 
!colspan=4 | GPU
 
!rowspan=3 | [[Memory controller|Memory<br />support]]
 
!rowspan=3 | [[Memory controller|Memory<br />support]]
 +
! rowspan="3" |[[Ethernet]]
 
!rowspan=3 | [[Thermal design power|TDP]]
 
!rowspan=3 | [[Thermal design power|TDP]]
!rowspan=3 | [[Ethernet]]
 
 
!rowspan=3 | [[Junction temperature]] (°C)
 
!rowspan=3 | [[Junction temperature]] (°C)
 
|-
 
|-
Line 35: Line 35:
 
| rowspan=2 colspan=4 {{n/a}}
 
| rowspan=2 colspan=4 {{n/a}}
 
| DDR4-2400 <small><br />[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
 
| DDR4-2400 <small><br />[[Multi-channel memory architecture#Dual-channel architecture|dual-channel]]</small>
 +
| rowspan="7" | 2&nbsp;× 10GbE
 
| 12–25 W
 
| 12–25 W
| rowspan=7 | 2&nbsp;× 10GbE
 
 
| rowspan=3 | 0-105
 
| rowspan=3 | 0-105
 
|-  
 
|-  

Revision as of 23:06, 4 March 2020

Model Release
date
Fab CPU GPU Memory
support
Ethernet TDP Junction temperature (°C)
Cores/FPUs
(threads)
Clock rate (GHz) Cache[lower-alpha 1] Model Config[lower-alpha 2] Clock Processing
power
(GFLOPS)[lower-alpha 3]
Base Boost L1 L2 L3
V1500B Template:Unk 14nm 4 (8) 2.2 N/A 64 KB inst.
32 KB data
per core
512 KB
per core
4 MB N/A DDR4-2400
dual-channel
2 × 10GbE 12–25 W 0-105
V1780B Template:Unk 3.35 3.6 DDR4-3200
dual-channel
35-54 W
V1202B Template:Unk 2 (4) 2.3 3.2 RX Vega 3 192:12:16
3 CU
1000 MHz 384 DDR4-2400
dual-channel
12–25 W
V1404I Template:Unk 4 (8) 2.0 3.6 RX Vega 8 512:32:16
8 CU
1100 MHz 1126.4 -40-105
V1605B Template:Unk 0-105
V1756B Template:Unk 3.25 1300 MHz 1331.2 DDR4-3200
dual-channel
35–54 W
V1807B Template:Unk 3.35 3.8 RX Vega 11 704:44:16
11 CU
1830.4
  1. AMD defines 1 kilobyte (KB) as 1024 bytes, and 1 megabyte (MB) as 1024 kilobytes.[1]
  2. Unified Shaders : Texture Mapping Units : Render Output Units and Compute Units (CU)
  3. Single-precision performance is calculated from the base (or boost) core clock speed based on a FMA operation.

References

  1. "Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors" (PDF). Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors. AMD. Retrieved 14 July 2017.