Difference between revisions of "Template:Computer bus"
Jump to navigation
Jump to search
imported>Dsimic (Should be lowercase) |
(CoreConnect moved to embedded) |
||
| Line 49: | Line 49: | ||
* [[PCI eXtensions for Instrumentation|PXI]] | * [[PCI eXtensions for Instrumentation|PXI]] | ||
* [[GSC bus|HP GSC bus]] | * [[GSC bus|HP GSC bus]] | ||
| − | |||
* [[InfiniBand]] | * [[InfiniBand]] | ||
* [[Ultra Port Architecture|UPA]] | * [[Ultra Port Architecture|UPA]] | ||
| Line 126: | Line 125: | ||
|list7 = | |list7 = | ||
* [[Multidrop bus]] | * [[Multidrop bus]] | ||
| + | * [[CoreConnect]] | ||
* [[Advanced Microcontroller Bus Architecture|AMBA]] | * [[Advanced Microcontroller Bus Architecture|AMBA]] | ||
* [[Wishbone (computer bus)|Wishbone]] | * [[Wishbone (computer bus)|Wishbone]] | ||
Revision as of 23:04, 3 November 2016
Usage
{{Computer bus}}
See also
- {{802.11 network standards}} (wireless)
- {{CPU technologies}}
- {{DRAM}}
- {{Memory types}}
- {{Solid-state Drive}}
- {{Automation protocols}}
| The above documentation is transcluded from Template:Computer bus/doc. (edit | history) Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Please add categories to the /doc subpage. Subpages of this template. |