Difference between revisions of "Template:Cpulist/doc"

From blackwiki
Jump to navigation Jump to search
(haswell)
imported>Z8csPy28aunZrAw4mH5a
(update silvermont)
Line 20: Line 20:
 
== Template arguments==
 
== Template arguments==
 
The first argument to the cpulist template, ''nehalem'' in the example, defines the layout of the table. Currently, valid arguments here are
 
The first argument to the cpulist template, ''nehalem'' in the example, defines the layout of the table. Currently, valid arguments here are
 
+
* [[Template:cpulist/silvermont|silvermont]] For lists of the latest (Silvermont/Airmont) generation of low-power processors, including fields for sdp and burst frequency
 
* [[Template:cpulist/haswell|haswell]]: For lists of the latest (Haswell/Broadwell) generation of processors, showing only the fields that are known to date
 
* [[Template:cpulist/haswell|haswell]]: For lists of the latest (Haswell/Broadwell) generation of processors, showing only the fields that are known to date
* [[Template:cpulist/bridge|bridge]]: For lists of the latest (Sandy Bridge/Ivy Bridge) generation of processors, showing only the fields that are known to date
+
* [[Template:cpulist/bridge|bridge]]: For lists of the previous (Sandy Bridge/Ivy Bridge) generation of processors, showing only the fields that are known to date
* [[Template:cpulist/nehalem|nehalem]]: For lists of Intel's current (nehalem/westmere) generation of processors, including fields for 'Turbo' mode, L3 cache and Memory Controller
+
* [[Template:cpulist/nehalem|nehalem]]: For lists of Intel's previous (Nehalem/Westmere) generation of processors, including fields for 'Turbo' mode, L3 cache and Memory Controller
 
* [[Template:cpulist/nehgfx|nehgfx]]: like nehalem, but for chips with integrated graphics capability
 
* [[Template:cpulist/nehgfx|nehgfx]]: like nehalem, but for chips with integrated graphics capability
 
* [[Template:cpulist/atom|atom]]: For lists of low-end Atom processors, currently same format as ''core''
 
* [[Template:cpulist/atom|atom]]: For lists of low-end Atom processors, currently same format as ''core''
Line 34: Line 34:
  
 
* head: A special argument, resulting in a table header
 
* head: A special argument, resulting in a table header
 +
* [[Silvermont|baytrail]]
 
* [[Haswell (microarchitecture)|haswell]]
 
* [[Haswell (microarchitecture)|haswell]]
 
* [[Ivy Bridge (microarchitecture)|ivybridge]]
 
* [[Ivy Bridge (microarchitecture)|ivybridge]]
Line 75: Line 76:
 
* <code>fre</code>q: Core frequency, can often be determined by ''fsb'' and ''mult'' arguments, in MHz or GHz
 
* <code>fre</code>q: Core frequency, can often be determined by ''fsb'' and ''mult'' arguments, in MHz or GHz
 
* <code>uncore</code>: Uncore frequency, in MHz or GHz
 
* <code>uncore</code>: Uncore frequency, in MHz or GHz
* <code>turbo</code>: Turbo frequencies for Intel Nehalem processors, as increments in clock multiplier
+
* <code>turbo</code>: Turbo frequencies , as increments in clock multiplier
 +
* <code>burst</code>: Burst frequencies , in GHz
 
* <code>igp</code>: Model of integrated graphics processor
 
* <code>igp</code>: Model of integrated graphics processor
 
* <code>gfxfreq</code>: clock frequency of the integrated graphics, if applicable
 
* <code>gfxfreq</code>: clock frequency of the integrated graphics, if applicable
Line 94: Line 96:
 
** <code>vmax</code>: maximum voltage (optional) in volts
 
** <code>vmax</code>: maximum voltage (optional) in volts
 
* <code>tdp</code> or <code>tdp1</code>-<code>tdp8</code>: Thermal design power in watts
 
* <code>tdp</code> or <code>tdp1</code>-<code>tdp8</code>: Thermal design power in watts
 +
* <code>sdp</code>: Scenario design power in watts
 
* <code>sock</code> or <code>sock1</code>-<code>sock8</code>: Socket, one of 1567, 1366, 1156, 775, 771, M, P, 956, 478, 479, 603, 604 or some others
 
* <code>sock</code> or <code>sock1</code>-<code>sock8</code>: Socket, one of 1567, 1366, 1156, 775, 771, M, P, 956, 478, 479, 603, 604 or some others
 
* <code>date</code>: release date
 
* <code>date</code>: release date

Revision as of 13:58, 14 March 2015

cpulist is a template for maintaining lists of microprocessors with separate content and markup. Please help to convert the lists of microprocessors from Template:Intel processors to this template, in order to give them all a consistent appearance.

As a simple example,

 {{cpulist|nehalem|head}}
 {{cpulist|nehalem|gainestown|model=Xeon E5502
 |l3=4|qpi=4.8|mult=14|memspeed=800|vmin=0.75|vmax=1.35|tdp=80|date=March 30, 2009|price=$188|links=1
   |sspec1=SLBEZ|step1=D0|part1=AT80602000804AA}}
 {{end}}

results in a table like

Model
number
sSpec
number
Frequency Turbo Cores L2
cache
L3
cache
I/O bus Mult. Memory Voltage TDP Socket Release date Part
number(s)
Release
price (USD)
Xeon E5502
  • SLBEZ (D0)
1.87 GHz N/A 4 4 × 256 KiB 4 MiB 2 × 4.8 GT/s QPI 14× 3 × DDR3-800 0.75–1.35 V
80 W
LGA 1366 March 30, 2009
  • AT80602000804AA
$188

Making changes to the cpulist template affects all articles using it, see Special:WhatLinksHere/Template:Cpulist for a list.

Template arguments

The first argument to the cpulist template, nehalem in the example, defines the layout of the table. Currently, valid arguments here are

  • silvermont For lists of the latest (Silvermont/Airmont) generation of low-power processors, including fields for sdp and burst frequency
  • haswell: For lists of the latest (Haswell/Broadwell) generation of processors, showing only the fields that are known to date
  • bridge: For lists of the previous (Sandy Bridge/Ivy Bridge) generation of processors, showing only the fields that are known to date
  • nehalem: For lists of Intel's previous (Nehalem/Westmere) generation of processors, including fields for 'Turbo' mode, L3 cache and Memory Controller
  • nehgfx: like nehalem, but for chips with integrated graphics capability
  • atom: For lists of low-end Atom processors, currently same format as core
  • atomgfx: For lists of Atom processors with integrated graphics
  • core: For lists of Intel's previous generation of processors
  • p6: For lists of Intel's p6 generation of processors
  • p5: For lists of Intel's p5 generation of processors

The second argument is the type of processor, defining default contents for many fields that are identical throughout a series of processors. This argument is optional, valid arguments are currently

Other arguments are

  • model: The name of the processor
  • sspec or sspec1-sspec8: up to 8 Intel sSpec numbers
    • step1-step8: up to 8 stepping names for the above sSpec numbers
  • freq: Core frequency, can often be determined by fsb and mult arguments, in MHz or GHz
  • uncore: Uncore frequency, in MHz or GHz
  • turbo: Turbo frequencies , as increments in clock multiplier
  • burst: Burst frequencies , in GHz
  • igp: Model of integrated graphics processor
  • gfxfreq: clock frequency of the integrated graphics, if applicable
  • cores: number of processor cores
  • l1: size of the Level 1 Cache, in KB
  • l2: size of the Level 2 Cache, in KB or MB
  • l3: size of the Level 3 Cache, in MB
  • iobus: Type and speed of I/O bus interface, may be expressed as one of
    • fsb: performance of Front-side bus in MT/s, if applicable
    • ht: performance of Hypertransport in MT/s, if applicable
    • qpi: performance of Quickpath interface in MT/s, if applicable
    • dmi: set to 1 if Direct media interface is in use
  • mult: clock multiplier of fsb or base frequency
  • mem: memory interface of integrated memory controller, may be expressed as
    • memspeed: data rate of integrated memory controller
  • volt: core voltage range, usually given as
    • vmin: minimum voltage in volts
    • vmax: maximum voltage (optional) in volts
  • tdp or tdp1-tdp8: Thermal design power in watts
  • sdp: Scenario design power in watts
  • sock or sock1-sock8: Socket, one of 1567, 1366, 1156, 775, 771, M, P, 956, 478, 479, 603, 604 or some others
  • date: release date
  • part or part1 - part8: part numbers
  • price: price in USD at the time of release

A special argument is

  • links: If set to any string, wikilinks are added to various units in the table row, usually this is used in the first row of a table