Difference between revisions of "Template:Intel processor roadmap/sandbox"

From blackwiki
Jump to navigation Jump to search
imported>Pizzahut2
m (Header and data cell colours of class wikitable. Border colours and width still need adjusting.)
imported>Pizzahut2
m (Border colour for feature size column)
Line 13: Line 13:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td style="background-color:rgb(234,236,240); border:1px solid black;">[[600 nanometer|600 nm]]
+
  <td style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[600 nanometer|600 nm]]
 
  <td rowspan=12 style="background-color:rgb(248,249,250); border-top:1px solid;">'''[[P6 (microarchitecture)|P6]]'''
 
  <td rowspan=12 style="background-color:rgb(248,249,250); border-top:1px solid;">'''[[P6 (microarchitecture)|P6]]'''
 
  <td style="background-color:rgb(248,249,250); border-top:1px solid; border-right:1px solid;">[[Pentium Pro]]<br />(133 MHz)
 
  <td style="background-color:rgb(248,249,250); border-top:1px solid; border-right:1px solid;">[[Pentium Pro]]<br />(133 MHz)
Line 19: Line 19:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td style="background-color:rgb(234,236,240); border:1px solid black;">[[500 nanometer|500 nm]]
+
  <td style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[500 nanometer|500 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Pentium Pro]]<br />(150 MHz)
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Pentium Pro]]<br />(150 MHz)
 
  <td colspan=6>
 
  <td colspan=6>
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[350 nanometer|350 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[350 nanometer|350 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Pentium Pro]]<br />(166–200 MHz)
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Pentium Pro]]<br />(166–200 MHz)
 
  <td colspan=6>
 
  <td colspan=6>
Line 33: Line 33:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[250 nanometer|250 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[250 nanometer|250 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Deschutes (microprocessor)|Deschutes]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Deschutes (microprocessor)|Deschutes]]
 
  <td colspan=6>
 
  <td colspan=6>
Line 44: Line 44:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td style="background-color:rgb(234,236,240); border:1px solid black;">[[180 nanometer|180 nm]]
+
  <td style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[180 nanometer|180 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Coppermine (microprocessor)|Coppermine]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Coppermine (microprocessor)|Coppermine]]
 
  <td>
 
  <td>
Line 51: Line 51:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[130 nanometer|130 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[130 nanometer|130 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Tualatin (microprocessor)|Tualatin]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Tualatin (microprocessor)|Tualatin]]
 
  <td>
 
  <td>
Line 66: Line 66:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[90 nanometer|90 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[90 nanometer|90 nm]]
 
  <td rowspan=2 style="background-color:rgb(248,249,250); border-right:1px solid;">[[Dothan (microprocessor)|Dothan]]
 
  <td rowspan=2 style="background-color:rgb(248,249,250); border-right:1px solid;">[[Dothan (microprocessor)|Dothan]]
 
  <td>
 
  <td>
Line 84: Line 84:
 
<tr>
 
<tr>
 
  <td colspan=2>
 
  <td colspan=2>
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[65 nanometer|65 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[65 nanometer|65 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Yonah (microprocessor)|Yonah]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Yonah (microprocessor)|Yonah]]
 
  <td>
 
  <td>
Line 100: Line 100:
 
  <td rowspan=4 style="background-color:rgb(248,249,250); border-top:1px solid; border-left:1px solid;">'''Bonnell'''
 
  <td rowspan=4 style="background-color:rgb(248,249,250); border-top:1px solid; border-left:1px solid;">'''Bonnell'''
 
  <td rowspan=2 style="background-color:rgb(248,249,250); border-top:1px solid;">[[Bonnell (microarchitecture)|Bonnell]]
 
  <td rowspan=2 style="background-color:rgb(248,249,250); border-top:1px solid;">[[Bonnell (microarchitecture)|Bonnell]]
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[45 nanometer|45 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[45 nanometer|45 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Penryn (microarchitecture)|Penryn]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Penryn (microarchitecture)|Penryn]]
 
  <td colspan=6>
 
  <td colspan=6>
Line 109: Line 109:
 
<tr>
 
<tr>
 
  <td rowspan=2 style="background-color:rgb(248,249,250);">[[Saltwell (microarchitecture)|Saltwell]]
 
  <td rowspan=2 style="background-color:rgb(248,249,250);">[[Saltwell (microarchitecture)|Saltwell]]
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[32 nanometer|32 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[32 nanometer|32 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Westmere (microarchitecture)|Westmere]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Westmere (microarchitecture)|Westmere]]
 
  <td colspan=6 style="text-align:left;">[[Intel HD and Iris Graphics|GPU]] on same package in 45nm, [[AES instruction set|AES-NI]] introduced
 
  <td colspan=6 style="text-align:left;">[[Intel HD and Iris Graphics|GPU]] on same package in 45nm, [[AES instruction set|AES-NI]] introduced
Line 119: Line 119:
 
  <td rowspan="4" style="background-color:rgb(248,249,250); border-top:1px solid; border-left:1px solid;">'''Silvermont'''
 
  <td rowspan="4" style="background-color:rgb(248,249,250); border-top:1px solid; border-left:1px solid;">'''Silvermont'''
 
  <td rowspan=2 style="background-color:rgb(248,249,250); border-top:1px solid;">[[Silvermont]]
 
  <td rowspan=2 style="background-color:rgb(248,249,250); border-top:1px solid;">[[Silvermont]]
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid black;">[[22 nanometer|22 nm]]
+
  <td rowspan=2 style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[22 nanometer|22 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Ivy Bridge (microarchitecture)|Ivy Bridge]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Ivy Bridge (microarchitecture)|Ivy Bridge]]
 
  <td colspan=6>
 
  <td colspan=6>
Line 128: Line 128:
 
<tr>
 
<tr>
 
  <td rowspan="2" style="background-color:rgb(248,249,250);">[[Airmont (microarchitecture)|Airmont]]
 
  <td rowspan="2" style="background-color:rgb(248,249,250);">[[Airmont (microarchitecture)|Airmont]]
  <td rowspan="7" style="background-color:rgb(234,236,240); border:1px solid black;">[[14 nanometer|14 nm]]
+
  <td rowspan="7" style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[14 nanometer|14 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Broadwell (microarchitecture)|Broadwell]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Broadwell (microarchitecture)|Broadwell]]
 
  <td colspan=6>
 
  <td colspan=6>
Line 156: Line 156:
 
  <td rowspan="4" style="background-color:rgb(248,249,250); border-style:solid none solid solid; border-width:1px;">'''Tremont'''
 
  <td rowspan="4" style="background-color:rgb(248,249,250); border-style:solid none solid solid; border-width:1px;">'''Tremont'''
 
  <td style="background-color:rgb(248,249,250); border-top:1px solid;">
 
  <td style="background-color:rgb(248,249,250); border-top:1px solid;">
  <td rowspan="4" style="background-color:rgb(234,236,240); border:1px solid black;">[[10 nanometer|10 nm]]
+
  <td rowspan="4" style="background-color:rgb(234,236,240); border:1px solid rgb(162,169,177);">[[10 nanometer|10 nm]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Cannon Lake (microarchitecture)|Cannon Lake]]
 
  <td style="background-color:rgb(248,249,250); border-right:1px solid;">[[Cannon Lake (microarchitecture)|Cannon Lake]]
 
  <td colspan="3">
 
  <td colspan="3">

Revision as of 16:02, 23 June 2019

Template documentation[view] [edit] [history] [purge]

Table format

Graphical version

This is a table with 11 columns × n rows, as derived from the graphic illustration worked up by the Commons Graphics Lab in a vertical format. The vertical format is used because the existing horizontal format is starting to require scrolling to display. This template version includes the complete P6 evolution (from its origin as the Pentium Pro microarchitecture) because of the added space afforded by the switch to vertical format.

However, updates to the existing template will require a bit more care, since tables are built row-by-row instead of column-by-column. <td rowspan=N> tags are used to expand cells beyond a single row, although that will require the editor to keep track of which cells and how many.

Columns are defined as:

  1. is the Atom family microarchitecture ("Atom TOCK")
  2. is the Atom processor codename ("Atom TICK")
  3. is the process/feature size, and formatted as "<td rowspan=2 style="border:1px solid black;'>[[22 nanometer|22 nm]]", for instance.
  4. is the desktop/laptop family microarchitecture ("x86 TOCK")
  5. is the desktop/laptop processor codename ("x86 TICK")
  6. is a spacer column
  7. is the (single-core) NetBurst processor name. It is reserved to insert the NetBurst microarchitecture only, and is used solely to add NetBurst development in parallel with P6 development. Columns 6–11 are not anticipated to require any further updating unless Intel adds another parallel/stub branch of microarchitectures. Hence many of the row definitions end with a spacer such as <td colspan=6>.
  8. is a spacer column with arrows to show the derivation of Prescott
  9. is the (hyperthreading) NetBurst processor name.
  10. is a spacer column with arrows to show the derivation of hyperthreading NetBurst processors
  11. is the (dual-core) NetBurst processor name. Because the dual-core NetBurst processor physically consisted of two dies on the same package, the graphical illustration displays this as a horizontal evolution.

See also