Difference between revisions of "Template:Intel processors"

From blackwiki
Jump to navigation Jump to search
Line 17: Line 17:
  
 
  |group4 = x86-32/[[IA-32]] (32 bit)
 
  |group4 = x86-32/[[IA-32]] (32 bit)
  |list4=  [[Intel 80386|80386]]{{·}} [[Intel 80486|80486]] ([[Intel 80486SX|SX]]{{·}} [[Intel 80486DX2|DX2]]{{·}} [[Intel 80486DX4|DX4]]{{·}} [[Intel 80486SL|SL]]){{·}} [[Pentium (brand)|Pentium]] ([[Intel P5|Original]]{{·}} [[Pentium OverDrive|OverDrive]]{{·}} [[Pentium Pro|Pro]]{{·}} [[Pentium II|II]]{{·}} [[Pentium OverDrive#Socket_8|II OverDrive]]{{·}} [[Pentium III|III]]{{·}} [[Pentium 4|4]]{{·}} [[Pentium M|M]]){{·}} [[Intel Core|Core]]{{·}} [[Celeron M]]{{·}} [[Celeron D]]{{·}} [[Intel A100|A100]]
+
  |list4=  [[Intel 80386|80386]]{{·}} [[Intel 80486|80486]] ([[Intel 80486SX|SX]]{{·}} [[Intel 80486DX2|DX2]]{{·}} [[Intel 80486DX4|DX4]]{{·}} [[Intel 80486SL|SL]]){{·}} [[Pentium (brand)|Pentium]] ([[Intel P5 (microarchitecture)|Original]]{{·}} [[Pentium OverDrive|OverDrive]]{{·}} [[Pentium Pro|Pro]]{{·}} [[Pentium II|II]]{{·}} [[Pentium OverDrive#Socket_8|II OverDrive]]{{·}} [[Pentium III|III]]{{·}} [[Pentium 4|4]]{{·}} [[Pentium M|M]]){{·}} [[Intel Core|Core]]{{·}} [[Celeron M]]{{·}} [[Celeron D]]{{·}} [[Intel A100|A100]]
  
 
  |group5 = [[x86-64]]/EM64T (64 bit)
 
  |group5 = [[x86-64]]/EM64T (64 bit)
Line 38: Line 38:
 
|group5 = Microarchitectures  
 
|group5 = Microarchitectures  
 
|list5 = {{Navbox subgroup
 
|list5 = {{Navbox subgroup
|group1 = [[Intel P5|P5]]
+
|group1 = [[Intel P5 (microarchitecture)|P5]]
 
|list1 = {{Navbox subgroup |title = P5 based cores | state = {{#ifeq:{{{1|}}}|p5|uncollapse|autocollapse}}
 
|list1 = {{Navbox subgroup |title = P5 based cores | state = {{#ifeq:{{{1|}}}|p5|uncollapse|autocollapse}}
                           |group1 = 0.90 μm |list1 = [[Intel P5#P5|P5]]
+
                           |group1 = 0.90 μm |list1 = [[Intel P5 (microarchitecture)#P5|P5]]
                           |group2 = 0.60 μm |list2 = [[Intel P5#P54C|P54C]]
+
                           |group2 = 0.60 μm |list2 = [[Intel P5 (microarchitecture)#P54C|P54C]]
                           |group3 = 0.35 μm |list3 = [[Intel P5#P54CS|P54CS]]{{·}} [[Intel P5#P55C, Tillamook|P55CS]]
+
                           |group3 = 0.35 μm |list3 = [[Intel P5 (microarchitecture)#P54CS|P54CS]]{{·}} [[Intel P5 (microarchitecture)#P55C, Tillamook|P55CS]]
                           |group4 = 0.25 μm |list4 = [[Intel P5#P55C, Tillamook|Tillamook]]
+
                           |group4 = 0.25 μm |list4 = [[Intel P5 (microarchitecture)#P55C, Tillamook|Tillamook]]
 
}}
 
}}
 
|group2 = [[Intel P6 (microarchitecture)|P6]]
 
|group2 = [[Intel P6 (microarchitecture)|P6]]

Revision as of 21:43, 17 March 2010