Difference between revisions of "Template:Intel processors"
Jump to navigation
Jump to search
Template documentation
imported>Mkouklis(2) (Intel Lakefield system-on-a-chip announced availability 2H-2019) |
imported>Jerryobject m (Avoidable spaced WP:SLASHes > commas+spaces.) |
||
| Line 209: | Line 209: | ||
:[[Tillamook (microprocessor)|Tillamook]] | :[[Tillamook (microprocessor)|Tillamook]] | ||
| − | | group2 = [[P6 (microarchitecture)|P6]] | + | | group2 = [[P6 (microarchitecture)|P6]], [[P6 (microarchitecture)#P6 Variant Pentium M|Pentium M]],<br />[[P6 (microarchitecture)#P6 Variant Enhanced Pentium M|Enhanced Pentium M]] |
| list2 = | | list2 = | ||
| Line 267: | Line 267: | ||
:[[Xeon#7100-series "Tulsa"|Tulsa]] | :[[Xeon#7100-series "Tulsa"|Tulsa]] | ||
| − | | group4 = [[Intel Core (microarchitecture)|Core]] | + | | group4 = [[Intel Core (microarchitecture)|Core]], [[Penryn (microarchitecture)|Penryn]] |
| list4 = | | list4 = | ||
;65 nm | ;65 nm | ||
| Line 288: | Line 288: | ||
:[[Dunnington (microprocessor)|Dunnington]] | :[[Dunnington (microprocessor)|Dunnington]] | ||
| − | | group5 = [[Bonnell (microarchitecture)|Bonnell | + | | group5 = [[Bonnell (microarchitecture)|Bonnell, Saltwell]] <sup>*</sup> |
| list5 = | | list5 = | ||
;45 nm | ;45 nm | ||
| Line 306: | Line 306: | ||
:[[Centerton (SoC)|Centerton]] | :[[Centerton (SoC)|Centerton]] | ||
| − | | group6 = [[Nehalem (microarchitecture)|Nehalem]] | + | | group6 = [[Nehalem (microarchitecture)|Nehalem]], [[Westmere (microarchitecture)|Westmere]] |
| list6 = | | list6 = | ||
;45 nm | ;45 nm | ||
| Line 321: | Line 321: | ||
:[[Nehalem (microarchitecture)#Westmere|Westmere-EX]] | :[[Nehalem (microarchitecture)#Westmere|Westmere-EX]] | ||
| − | | group7 = [[Sandy Bridge]] | + | | group7 = [[Sandy Bridge]], [[Ivy Bridge (microarchitecture)|Ivy Bridge]] |
| list7 = | | list7 = | ||
;32 nm | ;32 nm | ||
| Line 332: | Line 332: | ||
:Ivy Bridge-EX | :Ivy Bridge-EX | ||
| − | | group8 = [[Haswell (microarchitecture)|Haswell]] | + | | group8 = [[Haswell (microarchitecture)|Haswell]], [[Broadwell (microarchitecture)|Broadwell]] |
| list8 = | | list8 = | ||
;22 nm | ;22 nm | ||
| Line 339: | Line 339: | ||
:[[Broadwell (microarchitecture)|Broadwell]] | :[[Broadwell (microarchitecture)|Broadwell]] | ||
| − | | group9 = [[Silvermont|Silvermont | + | | group9 = [[Silvermont|Silvermont, Airmont]] <sup>*</sup> |
| list9 = | | list9 = | ||
;22 nm | ;22 nm | ||
Revision as of 10:17, 8 June 2019
Initial visibility: currently defaults to autocollapse
To set this template's initial visibility, the |state= parameter may be used:
|state=collapsed:{{Intel processors|state=collapsed}}to show the template collapsed, i.e., hidden apart from its title bar|state=expanded:{{Intel processors|state=expanded}}to show the template expanded, i.e., fully visible|state=autocollapse:{{Intel processors|state=autocollapse}}
If the |state= parameter in the template on this page is not set, the template's initial visibility is taken from the |default= parameter in the Collapsible option template. For the template on this page, that currently evaluates to autocollapse.
See also
- {{Cpulist}}
- {{Intel technology}}
- {{Intel software}}
- {{Intel processor roadmap}}
- {{Intel CPU sockets}}
- {{Intel controllers}}
| Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Subpages of this template. |